

CP3000/3500AC54TE Global Platform High Efficiency Rectifier

Input: 100-120/200-277 V_{AC} ; Default Output: ±54 V_{DC} @ 3000W/3500W; 5 V_{DC} @ 10W



Applications

- 48V_{DC} distributed power architectures
- Routers/VoIP/Soft and other Telecom Switches
- LAN/WAN/MAN applications
- File servers, Enterprise Networks, Indoor wireless
- SAN/NAS/iSCSI applications

Features

- Efficiency meets 80 plus Titanium requirements
- Compact 1RU form factor with 40 W/in³ density
- Constant power from 52 58 V_{DC}
- 3000 or 3500W from nominal 200 277 V_{AC}
- 1500W from nominal 100 120 V_{AC}
- Output voltage programmable from 42V 58V_{DC}
- ON/OFF control of the main output
- Comprehensive input, output and over temp. protection
- PMBus compliant dual I²C serial bus and RS485
- Precision measurement reporting such as input power consumption, input/output voltage & current

Description

The CP3000/3500AC54TEP Rectifiers provide significantly higher power density in the same form factor and efficiency improvements in the Compact Power Line of Rectifiers. The only difference between these rectifiers is output power limit. Highdensity front-to-back airflow is designed for minimal space utilization and is highly expandable for future growth. Wide-input enables the rectifier to be deployed internationally into a wide range of commercially available voltage sources. Configured with both dual-redundant I²C and RS485 based communications busses, so that it could be positioned into a broad range of applications. Feature set flexibility makes this rectifier an excellent choice for applications requiring modular AC to -48V_{DC} intermediate voltages, such as in distributed power.

- Remote firmware upgrade capable
- Power factor correction (meets EN/IEC 61000-3-2 and EN 60555-2 requirements)
- Redundant, parallel operation with active load sharing
- Redundant +5V @ 2A Aux power
- Internally controlled Variable-speed fan
- Hot insertion/removal (hot plug)
- Four front panel LED indicators
- UL and cUL approved to UL/CSA[†] 62368-1, TUV (EN62368-1),
 CE Mark[§] (for LVD) and CB Report available
- RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compliant to REACH Directive (EC) No 1907/2006

^{*} UL is a registered trademark of Underwriters Laboratories, Inc.

[†] CSA is a registered trademark of Canadian Standards Association.

 $^{{}^{\}ddagger}V_{DE}$ is a trademark of Verband Deutscher Elektrotechniker e.V.

[§] This product is intended for integration into end-user equipment. All

CE marking procedures of end-user equipment should be followed. (The CE mark is placed on selected products.)

^{**} ISO is a registered trademark of the International Organization of Standards

 $^{^{}st}$ The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)

Technical Specifications



Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Symbol	Min	Max	Unit
Input Voltage: Continuous	V _{IN}	0	300	V_{AC}
Operating Ambient Temperature ¹	T _A	-10	75	°C
Storage Temperature	T _{stg}	-40	85	°C
I/O Isolation voltage to Frame (100% factory Hi-Pot tested)			1500	V_{AC}

 $^{^{\}mbox{\tiny 1}}$ See the derating guidelines under the Environmental Specifications section.

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, V_0 =54 V_{DC} , resistive load, and temperature conditions.

INPUT

Parameter	Symbol	Min	Тур	Max	Unit
Startup Voltage					
Low-line Operation		80	85	90	
High-line Operation				185	
Operating Voltage Range					
Low-line Configuration	VIN	90	100 – 120	140	V _{AC}
High-line Configuration		185	200 - 277	300	
Voltage Swell (no damage)		305			
Turn OFF Voltage		75	80	85	
Hysteresis		5			
Frequency	F _{IN}	47		66	Hz
Source Impedance			0.2		Ω
(NEC allows 2.5% of source voltage drop inside a building)					32
Operating Current; at 110V _{AC}	I _{IN}		15.5		A _{AC}
240V _{AC}			16		, ,,,,,,
Inrush Transient (220V _{RMS} , 25°C, excluding X-Capacitor charging)	I _{IN}		25	40	A _{PK}
Idle Power (at 240V _{AC} , 25°C) 54V OFF	P _{IN}		9		W
54V ON @ Io=0	I IN		18		V V
Leakage Current (300V _{AC} , 60Hz)	I _{IN}		2.5	3.5	mA
Power Factor (50 – 100% load)	PF	0.97	0.995		
Efficiency², 240V _{AC} @ 25°C 10% of FL		90			
20% of FL	n	94			%
50% of FL	η	96			70
FL		91			
Holdup time (output allowed to decay down to 40V _{DC})	T		10		ms
For loads below 1500W	'		15		ms
Ride through (at 240V _{AC} , 25°C)	Т	1/2	1		cycle
Power Good Warning 3 (main output allowed to decay to $40V_{DC}$)	PG	3	5		ms
Isolation (per EN62368-1)					
(consult factory for testing to this requirement)	V				
Input-Chassis/Signals	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1500			V_{AC}
Input - Output		3000			V _{AC}

² Fan disabled, 5V output at 0 load.

³ Internal protection circuits may override the PG signal and may trigger an immediate shutdown. PG should not indicate normal (HI) until the main output is within regulation. PG should be asserted if the main output is about to shut down for any detectible reason.



Electrical Specifications (continued)

54Vpc MAIN OUTPUT

Parameter	Symbol	Min	Тур	Max	Unit
Output Power @ low line input 100 – 120V _{AC}		1500			
@ high line input 200 – 277V _{AC}	W	3000/3500			W_{DC}
Factory set default set point		,	54		V _{DC}
Overall regulation (load, temperature, aging) 0 - 45°C LOAD > 2.5A		-1		+1	
> 45°C	V _{OUT}	-2		+2	%
Output Voltage Set Range ⁴ - analog margining	1001	44		58	
- Set either by I ² C or RS485		42		58	V_{DC}
Output Current - @ 1500W (100 – 120V _{AC}), 54V/52V		1		27.8/28.9	
@ 3000W (200 – 277V _{AC}), 54V/52V	l _{Out}	i		55.5/57.8	A_{DC}
@ 3500W (200 – 277V _{AC}), 54V/52V	Tout	i		64.8/67.3	7 (DC
Current Share (> 50% FL)		-5		5	%FL
Proportional Current Share between different rectifiers ⁵		-5		3	701 L
(> 50% FL)			<7		%FL
Output Ripple (20MHz bandwidth, load > 1A)					
RMS (5Hz to 20MHz)	\/			100	mVr_{ms}
Peak-to-Peak (5Hz to 20MHz)	V _{OUT}			250 ⁶	mV _{p-p}
Psophometric Noise				9 ⁷	mVr _{ms}
External Bulk Load Capacitance	Соит	OuF to a	at least 36	000uF	μF
Turn-On (monotonic turn-ON from 30 – 100% of Vnom above 5°C)					
Delay			5		S
Rise Time – PMBus mode	Т		100		ms
Rise Time - RS-485 mode ⁸			5		S
Output Overshoot	Vout			2	%
Load Step Response (IO,START > 2.5A)					
Δl^9	l _{out}			50	%FL
ΔV, V _{AC} < 285 _{AC}	V _{OUT}		2		V_{DC}
ΔV , $V_{AC} \ge 285_{AC}$	Vout		3.2		V _{DC}
Response Time	T		2		ms
Overload - Power limit @ high line down to 52V _{DC}	Pout	3000/3500			W _{DC}
Power limit @ low line down to 52V _{DC}	Pout	1500			W _{DC}
High line current limit 10 if $V_{out} > 39V_{DC}$ [3000W/3500W]	Гоит	59/68			ADC
Low line current limit	I _{OUT}	30			ADC
Output shutdown	1001	30			ADC
(commences as voltage decays below this level)	V _{OUT}			36	V_{DC}
System power up	Upon ins	sertion the re	ctifier wil	l delav an o	verload
		n for 20seco			
		tup of multip			
Overvoltage - 200ms delayed shutdown	V _{OUT}			< 60	
Immediate shutdown		> 65			V_{DC}
Latched shutdown	Three res	tart attempt	s are imp	lemented w	ithin a 1
	minut	e window pri	<u>ior to a l</u> at	ched shutd	own.
Over-temperature warning (prior to commencement of			5		
shutdown)			J		
Shutdown (below the max device rating being protected)	Т		20		°C
Restart attempt Hysteresis (below shutdown level)			10		
Isolation Output-Chassis (Standard, non-POE compliant)	V	500			V_{DC}
Output-Chassis/Signals (POE compliant per IEEE802.3)	·	2250			V_{DC}

 $^{^4}$ When VO > 57V $_{DC}$ or when V_{IN} > 270V $_{AC}$ and V_0 < 48V $_{DC}$ power derating starts at 50°C

⁵With existing CP platform of rectifiers.

 $^{^6500} mV_{p\text{-}p} \, \text{max}$ above $280 V_{AC}$, $300 mV_{p\text{-}p} \, \text{max}$ for POE product.

⁷ Complies with ANSI TI.523-2001 section 4.9.2 emissions max limit of 20mV flat unweighted wideband noise limits.

8 Below -5°C, the rise time is approximately 5 minutes to protect the bulk capacitors. Rise time can be changed to 100ms, contact factory for details.

⁹di/dt (output current slew rate) 1A/µs.

¹⁰ Above 280V_{AC} the current limit reduces to 50A when V_{OUT} ≤ 45V_{DC} and to 25A when V_{OUT} ≤ 45V_{DC} and TAMB > 55°C.



Electrical Specifications (continued)

5V_{DC} Auxiliary output

Parameter	Symbol	Min	Тур	Max	Unit
Output Voltage Setpoint	V _{OUT}		5		V_{DC}
Overall Regulation		-3		+3	%
Output Current		0.005		2	А
Ripple and Noise (20mHz bandwidth)			50	100	mV _{p-p}
Over-voltage Clamp				7	V_{DC}
Over-current Limit		110		175	%FL

The $5V_{DC}$ should be ON before availability of the $54V_{DC}$ main output and should turn OFF only if insufficient input voltage exists to provide reliable $5V_{DC}$ power. The PG# signal should have indicated a warning that power would get turned OFF and the $54V_{DC}$ main output should be OFF way before interruption of the $5V_{DC}$ output.

General Specifications

Parameter	Min	Тур	Max	Units	Notes			
Reliability		450,000		Hours	Full load, 25°C; MTBF per SR232 Reliability protection for electronic equipment, issue 2, method I, case III,			
Service Life		10		Years	Full load, excluding fans			
Unpacked Weight		2.18/4.8		Kgs/Lbs				
Packed Weight		2.45/5.4		Kgs/Lbs				
Heat Dissipation	190 Watts or 648 BTUs @ 80% load, 250 Watts or 853 BTUs @ 100% load							

Signal Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. Signals are referenced to Logic_GRD unless noted otherwise. Fault, PG#, OTW, Alert, SCL, SDA need to be pulled HI by external pull-up resistors. Max sink current: 5mA

Parameter	Symbol	Min	Тур	Max	Unit			
ON/OFF 54V output OFF	V _{OUT}	$0.7V_{DD}$	_	5	V_{DC}			
54V output ON	V _{OUT}	0		0.5	V_{DC}			
(should be connected to Logic_GRD)	V OUT	0		0.5	V DC			
Margining (through adjusting Vprog)		44		58	V_{DC}			
Voltage control range	$V_{control}$	0		3.3	V_{DC}			
Programmed output voltage range	V_{OUT}	44		58	V_{DC}			
Voltage adjustment resolution (8-bit A/D)	$V_{control}$		3.3		mV_{DC}			
Output configured to 54V _{DC}	$V_{control}$	3.0		3. 3	V_{DC}			
Output configured to 44V _{DC}	$V_{control}$	0		0.1	V_{DC}			
$\Delta V \le 10V_{DC}$, settling time to new value ¹¹	$T_{control}$	U	150	200	ms			
Interlock	[short pin shorted to $V_{OUT}($ - $)$ on system side]							
Module Present	[sł	nort pin shor	ted to Logic	_GRD inter	nally]			
Over Temperature Warning (OTW#) Logic HI (temperature normal)	V	0.7V _{DD}	_	12	V _{DC}			
Sink current [note: open collector output FET]	1	_	_	5	mA			
Logic LO (temperature is too high)	V	0	_	0.4	V_{DC}			
Power Good (PG) Logic HI (normal) [open collector output FET}	V	0.7V _{DD}	_	12	V_{DC}			
Logic LO (temperature is too high)	V	0	_	0.4	V_{DC}			
Protocol select Logic HI - Analog/PMBus™ mode	V _{IH}	2.7		3.5	V_{DC}			
Logic – intermediate – RS485 mode	VII	1.0		2.65	V_{DC}			
Logic LO – DSP reprogram mode	V _{IL}	0	_	0.4	V_{DC}			

 $^{^{\}rm II}$ Reducing the output voltage may take longer at light load due to capacitive discharge.



Signal Specifications (continued)

Parameter	Symbol	Min	Тур	Max	Unit
Fault# Logic HI (No fault is present)	V	0.7V _{DD}	_	12	V_{DC}
Logic LO (Fault is present)	V	0	_	0.4	V_{DC}
Alert# (Alert#_0, Alert#_1) Logic HI (No Alert - normal)	V	0.7V _{DD}	_	12	V_{DC}
Logic LO (Alert# is set)	V	0		0.4	V_{DC}
SCL, SDA (SCL_0/1, SDA_0/1) Logic HI	V	2.1	_	12	V_{DC}
Logic LO (Alert# is set)	V	0	_	0.4	V_{DC}

Digital Interface Specifications

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics ¹²						
Input Logic High Voltage (CLK, DATA)		V	2.1		12	V_{DC}
Input Logic Low Voltage (CLK, DATA)		V	0		0.8	V_{DC}
Input high sourced current (CLK, DATA)		I	0		10	μA
Output Low sink Voltage (CLK, DATA, ALERT#)	I _{оит} =3.5mA	V			0.4	V_{DC}
Output Low sink current (CLK, DATA, ALERT#)		I	3.5			mA
Output High open drain leakage current (CLK,DATA,ALERT#)	V _{OUT} =3.6V	I	0		10	μA
PMBus Operating frequency range	Slave Mode	FPMB	10		400	kHz
Measurement System Characteristics						
Clock stretching		T _{stretch}			25	ms
l _{out} measurement range		I_{rng}	0		80	A_{DC}
І _{оит} measurement accuracy 25°C	> 12.8A < 12.8A	lout(acc)	-1 5		+1 5	% of FL %
I _{OUT} measurement accuracy 0 - 40°C ¹³	> 12.8A	l _{out(acc)}	-2		+2	% of FL
V _{OUT} measurement range		V _{out(rng)}	0		70	V_{DC}
$V_{ extsf{OUT}}$ measurement accuracy 14		V out(acc)	-1		+1	%
Temp measurement range		Temp _(rng)	0		150	°C
Temp measurement accuracy ¹⁵		Temp _(acc)	-4		+4	°C
V _{IN} measurement range		V in(rng)	0		320	V _{AC}
V _{IN} measurement accuracy @ 25°C	$V_{IN} > 120V_{AC}$ $V_{IN} < 120V_{AC}$	V in(acc)	-1.25 -2		+1.25 2	%
I _{IN} measurement range		I in(rng)	0		30	I _{AC}
I _{IN} measurement accuracy - standard measurement @ 25°C		I in(acc)	-4		+4	% of FL
I _{IN} measurement accuracy - improved	> 1A		-2.5		2.5	%
measurement @ 25°C	≤ 1A	I in(acc)	-400		400	mA
P _{IN} measurement range		P in(rng)	0		4000	Win
P _{IN} measurement accuracy –	> 350W				+5	%
standard measurement @ 25°C	< 350W	P _{in(acc)}	-5	35	50	W
D	> 500W		-1.5	1	+1.5	%
P _{IN} measurement accuracy –	100 – 500W	P in(acc)	-2.0	1.5	+2.0	%
improved measurement @ 25°C	< 100W		-20	15	20	W
Fan Speed measurement range			0		30k	RPM
Fan Speed measurement accuracy			-10		10	%
Fan speed control range			0		100	%

 $^{^{12}}$ Clock, Data, and Alert# need to be pulled up to $V_{\text{\tiny DD}}$ externally.

 $^{^{13}}$ Below 20% of FL; 10-20% of FL: ± 0.64 A; 5-10% of FL: ± 0.45 A; 2.5-5% of FL: ± 0.32 A.

¹⁴ Above 2.5A of load current.

 $^{^{\}rm 15}$ Within 30° of the default warning and fault levels.



Environmental Specifications

Parameter	Min	Тур	Max	Units	Notes
Ambient Temperature	-40 ¹⁶		55 ¹⁷	°C	Air inlet from sea level to 5,000 meters.
Exhaust Air Temperature			15	°C	Maximum allowed internal temperature rise
Storage Temperature	-40		85	°C	
Operating Altitude			5000/16400	m/ft	
Non-operating Altitude			8200/2700 0	m/ft	
Power Derating with Altitude			2.0 4.0	%/305 m %/1000 ft	Above 1524/5000 m/ft; Above 5000m de-rate 4% per 305m (1000 ft)
Power Derating with Temperature			2.0	%/°C	55°C to 75°C
Acoustic noise		55		dbA	Full load
Over Temperature Protection		125/110		°C	Shutdown / restart [internally measured points]
Humidity					
Operating	5		95	%	Deletive humidity nen condensing
Storage	5		95	%	Relative humidity, non-condensing
Shock and Vibration acceleration			2.4	Grms	IPC-9592B, Class II

EMC

Parameter	Measurement	Standard	Level	Test
10	Conducted emissions	EN55032, FCC Docket 20780 part 15, subpart J Meets EN 55032 Class A with a 6dB MarginMeets Telcordia GR1089-CORE by a 3dB margin	А	0.15 – 30MHz0 – 2 KHz
AC input ¹⁸	Radiated emissions	EN55032 to comply with system enclosure	А	30 – 10000MHz
	Line because a line	EN61000-3-2	Table 1	
	Line harmonics	THD (230V, FL, 25°C)	5%	
Parameter	Measurement	Standard	Criteria19	Test
			В	-30%, 10ms
		EN61000-4-11	В	-60%, 100ms
	Line sags and		В	-100%, 5sec
	interruptions	Output will stay above 40V _{DC} @ 75%	А	25% line sag for 2 seconds
AC Input Immunity		load Sag must be higher than 80Vrms.		1 cycle interruption
		EN61000-4-5, Level 4, 1.2/50µs – error	Α	4kV, common mode
	Lightning surge	free	Α	2kV, differential mode
		ANSI C62.41 - level A3	В	6kV, common & differential
	Fast transients	EN61000-4-4, Level 3	В	5/50ns, 2kV (common mode)
	Conducted RF fields	EN61000-4-6, Level 3	А	130dBµV, 0.15-80MHz, 80% AM
Enclosure Radiated RF fields EN		EN61000-4-3, Level 3	Α	10V/m, 80-1000MHz, 80% AM
immunity		ENV 50140	А	
	ESD	EN61000-4-2, Level 4	В	8kV contact, 15kV air

 $^{^{16}}$ Designed to start and work at an ambient as low as -40°C, but may not meet operational limits until above -5°C

¹⁷ At 277V input line operation the maximum ambient is reduced to 50°C. See operational limitations in other sections of this document

¹⁸ Emissions requirements can be verified using either the J2007001 or J85480 OmniOn shelf. Standalone the additional margin is not required.

¹⁹ Criteria A: The product must maintain performance within specification limits. Criteria B: Temporary degradation which is self recoverable. Criteria C: Temporary degradation which requires operator intervention.



Characteristic Curves

The following figures provide typical characteristics for the CP3500AC54TE rectifier and 25°C




Figure 1. Rectifier Efficiency versus Output Current




Figure 2. Inrush current V_{IN} = 230V_{AC}, 0°C phase angle




Figure 3. $54V_{DC}$ output: Power limit, Current limit and shutdown profile at V_{IN} = $90V_{AC}$




Figure 4. $54V_{DC}$ output: Power limit, Current limit and shutdown profile at V_{IN} = $185V_{AC}$




Figure 5. $54V_{DC}$ output ripple and noise, full load, V_{IN} = $185V_{AC}$, $20M_{Hz}$ bandwidth




Figure 6. $5V_{DC}$ output ripple and noise, all full load, V_{IN} = $185V_{AC}$, 20MHz bandwidth



Characteristic Curves (continued)

The following figures provide typical characteristics for the CP3500AC54TE rectifier and 25°C




Figure 7. Transient response $54V_{DC}$ load step 10-60%, Slew rate: $1A/\mu$ s, V_{IN} = $230V_{AC}$




Figure 8. Transient response $54V_{DC}$ load step 10-60%, Slew rate: $1A/\mu s$, $V_{IN}=230V_{AC}$




Figure 9. $54V_{DC}$ soft start delay when ON/OFF is asserted, V_{IN} =230VAC— I^2C mode




Figure 10. $54V_{DC}$ soft start, full load, $V_{IN} = 230V_{AC}$ -RS485 mode with 4700 μ f external capacitance




Figure 11. Ride through missing $\frac{1}{2}$ cycle, full load, $V_{IN} = 230V_{AC}$




Figure 12. PG# alarmed 10ms prior to Vo < 40V,V_{IN} = $230V_{AC}$, Output at Full load



Characteristic Curves (continued)

The following figures provide typical characteristics for the CP3500AC54TE rectifier and 25°C




Figure 13. 40ms AC dropout @ full load, V_{IN} = 230 V_{AC}




Figure 14. Turn-ON at full load V_{IN} = 230 V_{AC}




Figure 15. Turn-OFF at full load, V_{IN}=230V_{AC}




Figure 16. $54V_{DC}$ turn-OFF delay when ON/OFF is di-asserted, V_{IN} =230 V_{AC} - I^2C mode




Figure 17: Time delay from interlock reverse and output shut down. interlock signal can be used as quick turn off signal





Figure 18. Output power derating below V_{IN} of 185 V_{AC}



Timing Diagrams

Response To Input Fluctuation



 Π - ride through time - 0.5 to 1 cycles [10 - 20ms] V_{OUT} remains within regulation - load dependent

 $T2 - hold up time - 15ms - V_{OUT} stays above 40V_{DC}$

T3 – delay time – 10s – from when the AC returns within regulation to when the output starts rising in I^2C mode

T4 – rise time - 120ms – the time it takes for V_{OUT} to rise from 10% to 90% of regulation in I²C mode

T5 - power good warning - 3ms - the time between assertion of the PG signal and the output decaying below 40V_{DC}.

T6 - hold up time of the 5VAUX output @ full load - 1s - from the time AC input failed

T7 – rise time of the 5VAUX output - 3.65ms – $5V_{AUX}$ is available at least 450ms before the main output is within regulation Blinking of the input/AC LED – V_{IN} < $80V_{AC}$ (the low transitioned signal represents blinking of the input LED.



Control and Status

The Rectifier provides three means for monitor/control: analog, PMBus™, or the OmniOn Galaxy-based RS485 protocol.

Details of analog control and the PMBus™ based protocol are provided in this data sheet. OmniOn will provide separate application notes on the Galaxy RS485 based protocol for users to interface to the rectifier. Contact your local OmniOn representative for details.

Control hierarchy: Some features, such as output voltage, can be controlled both through hardware and firmware. For example, the output voltage is controlled both by a signal pin (Vprog) and firmware (Vout_command; 0x21).

Using output voltage as an example, the Vprog signal pin voltage level sets the output voltage if its value is < $3V_{DC}$. (see the Vprog section). When the programming signal Vprog is either a no connect or > $3V_{DC}$, the output voltage is set at the default value of $54V_{DC}$.

The signal pin controls the feature it is configuring until a firmware command is executed. However, once the firmware command has been executed, the signal pin is ignored. In the above example, the rectifier will no longer 'listen' to the Vprog pin if the Vout_command has been executed.

In summary, signals such as Vprog are utilized for setting the initial default value and for varying the value until firmware based control takes over. Once firmware control is executed, hardware based control is relinquished so the processor can clearly decide who has control.

Analog controls: Details of analog controls are provided in this data sheet under Feature Specifications.

Signal Reference: Unless otherwise noted, all signals are referenced to Logic_GRD. See the Signal Definitions Table at the end of this document for further description of all the signals.

Logic_GRD is isolated from the main output of the rectifier for PMBus communications. Communications and the 5V standby output are not connected to main power return (Vout(-)) and can be tied to the system digital ground point selected by the user. (Note that RS485 communications is referenced to Vout(-), main power return of the rectifier).

Logic_GRD is capacitively coupled to Frame_GRD inside the rectifier. The maximum voltage differential between Logic_GRD and Frame_GRD should be less than $100V_{DC}$.

Control Signals

Protocol: This signal pin defines the communications mode setting of the rectifier. Two different states can be configured. State #1 is the I²C application in which case the protocol pin should be left a no-connect. State #2 is the RS485 mode application in which case a resistor value between $1k\Omega$ and $5k\Omega$ should be present between this pin and Vout(-).


Device address in I²C mode: Address bits A3, A2, A1, A0 set the specific address of the µP in the rectifier. With these four bits, up to sixteen (16) rectifiers can be independently addressed on a single I²C bus. These four bits are configured by two signal pins, Unit_ID and Rack_ID. The least significant bit x (LSB) of the address byte is set to either write [0] or read [1]. A write command instructs the rectifier. A read command accesses information from the rectifier.

Device	Address	Address Bit Assignments (Most to Least Significant)							
		7	6	5	4	3	2	1	0
μΡ	40 – 4F	1	0	0	А3	A2	Αl	A0	R/W
Broadcast	00	0	0	0	0	0	0	0	0
		MSB							LSB

Unit_ID: Up to 10 different units are selectable.

A voltage divider between 3.3V and Logic_GRD configures Unit_ID.

Internally a $10k\Omega$ resistor is pulled up to $3.3V_{DC}$. A pull down resistor Rs needs to be connected betweenpin Unit_ID and Logic_GRD.







Control Signals (continued)

Unit_ID	Voltage level	RS (± 0.1%)
Invalid	3.30	
1	3.00	100k
2	2.67	45.3k
3	2.34	24.9k
4	2.01	15.4k
5	1.68	10.5k
6	1.35	7.15k
7	1.02	4.99k
8	0.69	2.49k
9	0.36	1.27k
10	0	0

Rack_ID: Up to 8 different combinations are selectable

A voltage divider between		Inside power supply
5V _{DC} and Logic_GRD	5Vdc	
configures Rack_ID. The		
$10k-20k\Omega$ divider sets the	≤ _{10k}	
initial voltage level to		
3.3V _{DC} . A switch between		Rack_ID
each RS valuechanges the		
Rack_ID level according to	≷Rs	
the table below.	\$ \$	Logic GRD
	/	Logic_OND

Rack_ID	Voltage level	RS (± 0.1%)
1	3.3	open
2	2.8	35.2k
3	2.3	15k
4	1.8	8k
5	1.4	4.99k
6	1	2.87k
7	0.5	1.27k
8	0	0

Configuration of the A3 - A0 bits: The rectifier will determine the configured address based on the Unit_ID and Rack_ID voltage levels as follows (the order is A3 – A0):

				Unit_I)	
		1	2	3	4	5
	1	0000	0001	0010	0011	
	2	0100	0101	0110	0111	
	3	1000	1001	1010	1011	
Dools ID	4	1100	1101	1110	11111	
Rack_ID	5					
	6	0000	0001	0010	0011	0100
	7	0101	0110	0111	1000	1001
	8	1010	1011	1100	1101	1110

Unit x Rack: 4 x 4 and 5 x 3 Unit ID 6 7 10 0001 1 0000 2 0010 0011 0101 0100 3 Rack_ID 4 0110 0111 0000 0001 0010 1000 1001 0011 0100 0101 0110 1000 6 1010 1011 0111 7 1100 1101 1001 1010 1011 1101 1110 8 1110 1111 1100

Unit x Rack: 2 x 8 and 5 x 3

Address detection: The Slot_ID pin must be shorted to Vout(-) in order to deliver output power. This connection provides a second interlock feature. (In RS485 mode the slot_ID resistance to Vout(-) is sufficient to sense the interlock feature)

Device address in RS485 mode: The address in RS485 mode is divided into three components; Bay_ID, Slot_ID and Shelf_ID

Bay_ID: The Unit_ID definition in I2C mode becomes the bay id in RS485 mode.

Slot_ID: Up to 10 different rectifiers could be positioned across a 19" shelf if the rectifiers are located vertically within the shelf. The resistor below needs to be placed between Slot_ID and Vout (-). Internal pullup to 3.3V is $10k\Omega$.

Slot	Resistor	Voltage
invalid	none	3.3V
1	100k	3V
2	45.3k	2.67V
3	24.9k	2.34V
4	15.4k	2.01V
5	10.5k	168V

Slot	Resistor	Voltage
6	7.15k	1.35V
7	4.99k	1.02V
8	2.49k	0.69V
9	1.27k	0.36V
10	0	0

Shelf_ID: When placed horizontally up to 10 shelves can be stacked on top of each other in a fully configured rack. The shelf will generate the precision voltage level tabulated below referenced to Vout (-).

Omnich

Control Signals (continued)

Shelf	V_{MIN}	V_{NOM}	V_{MAX}
1	2.3	2.5	2.7
2	4.7	5.0	5.3
3	7.4	7.5	7.6
4	9.5	10.0	10.5
5	11.8	12.5	13.2
6	14.2	15.0	15.8
7	16.6	17.5	18.4
8	19	20.0	21
9	21.3	22.5	23.6
10	23.8	25.0	26.3

Global Broadcast: This is a powerful command because it instruct all rectifiers to respond simultaneously. A read instruction should never be accessed globally. The rectifier should issue an 'invalid command' state if a 'read' is attempted globally.

For example, changing the 'system' output voltage requires the global broadcast so that all paralleled rectifiers change their output simultaneously. This command can also turn OFF the 'main' output or turn ON the 'main' output of all rectifiers simultaneously. Unfortunately, this command does have a side effect. Only a single rectifier needs to pull down the ninth acknowledge bit. To be certain that each rectifier responded to the global instruction, a READ instruction should be executed to each rectifier to verify that the command properly executed. The GLOBAL BROADCAST command should only be executed for write instructions to slave devices.

Voltage programming (V_{prog}): Hardware voltage programming controls the output voltage until a software command to change the output voltage is executed. Software voltage programming permanently overrides the hardware margin setting and the rectifier no longer listens to any hardware margin settings until power to the controller is interrupted, for example if input power or bias power is recycled.


When bias power is recycled to the controller the controller restarts into its default configuration, programmed to set the output as instructed by the V_{prog} pin. Again, subsequent software commanded settings permanently override the margin setting. As an example, adding a resistor between V_{prog} and Logic_GRD is an effective way of changing the factory set point of the rectifier to whatever voltage level is desired by the user during initial start-up.

The Vprog pin level should be set by a divider from

 $3.3V_{DC}$ to Logic_GRD external to the rectifier as shown in the graph.

Programming can be accomplished either by a resistor divider or by a voltage source injecting a precision voltage level into the Vprog pin. Above 3V_{DC} the rectifier sets the output to its default state.

An analog voltage on this signal can vary the output voltage from $44V_{DC}$ to $58V_{DC}$.



Factory default setting driven by Vprog

Load share (Ishare): This is a single wire analog signal that is generated and acted upon automatically by rectifiers connected in parallel. Ishare pins should be connected to each other for rectifiers, if active current share among the rectifiers is desired. No resistors or capacitors should get connected to this pin.

ON/OFF: Controls the main 54V_{DC} output when either analog control or PMBus protocols are selected, as configured by the Protocol pin. This pin must be pulled low to turn ON the rectifier. The rectifier will turn OFF if either the ON/OFF or the Interlock pin is released. This signal is referenced to Logic_GRD. Note that in RS485 mode this pin is ignored.

Interlock: This is a shorter pin utilized for hot-plug applications to ensure that the rectifier turns OFF before the power pins are disengaged. It also ensures that the rectifier turns ON only after the power pins have been engaged. Must be connected to V_OUT (-) for the rectifier to be ON.

8V_INT: Single wire connection between rectifiers, Provides bias to the DSP of an unpowered rectifier.



Status Signals

Module Present: This signal is tied to Logic_GRD inside the rectifier. It's intent is to provide a signal to the system that a rectifier is physically present in the slot.

Power Good Warning (PG#): This signal is HI when the main output is being delivered and goes LO if the main output is about to decay below regulation. Note that should a catastrophic failure occur, the signal may not be fast enough to provide a meaningful warning. PG# also pulses at a 1ms duty cycle if the unit is in overload.

Fault#: A TTL compatible status signal representing whether a Fault occurred. This signal needs to be pulled HI externally through a resistor. This signal goes LO for any failure that requires rectifier replacement. These faults may be due to:

- Fan failure
- Over-temperature shutdown
- Over-voltage shutdown
- Internal Rectifier Fault

Over temp warning (OTW#): A TTL compatible status signal representing whether an over temperature exists. This signal needs to be pulled HI externally through a resistor.

If an over temperature should occur, this signal would pull LO for approximately 10 seconds prior to shutting down the rectifier. In its default configuration, the unit would restart if internal temperatures recover within normal operational levels. At that time the signal reverts back to its open collector (HI) state.

Serial Bus Communications

The I²C interface facilitates the monitoring and control of various operating parameters within the unit and transmits these on demand over an industry standard I²C Serial bus.

All signals are referenced to 'Logic_GRD'.

Pull-up resistors: The clock, data, and Alert# lines do not have any internal pull-up resistors inside the rectifier. The customer is responsible for ensuring that the transmission impedance of the communications lines complies with I²C and SMBus standards.

Serial Clock (SCL): The clock pulses on this line are generated by the host that initiates communications across the I²C Serial bus. This signal needs to be pulled HI externally through a resistor as necessary to ensure that rise and fall time timing and the maximum sink current is in compliance to the I²C/SMBus specifications.

Serial Data (SDA): This line is a bi-directional data line. This signal needs to be pulled HI externally through a resistor as necessary to ensure that rise and fall time timing and the maximum sink current is in compliance to the I²C /SMBus specifications.

SMBUSAlert#: This hardware signal pin is normally HI. When asserted (logic LO) it signifies to the system controller that the state of the power supply has changed or that communication errors occurred

The SMBusAlert# line exciting the rectifier combines the Alert# functions of rectifier control and dual_bus_control.



Digital Feature Descriptions

PMBus[™] compliance: The rectifier is fully compliant to the Power Management Bus (PMBus[™]) rev1.2 requirements. This Specification can be obtained from www.pmbus.org.

'Manufacturer Specific' commands are used to support additional instructions that are not in the PMBus™ specification.

All communication over the PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the rectifier.

Non-volatile memory is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory. Only those specifically identified as capable of being stored can be saved. (see the Table of Commands for which command parameters can be saved to non-volatile storage).

Non-supported commands: Non supported commands are flagged by setting the appropriate STATUS bit and issuing an Alert# to the 'host' controller.

If a non-supported read is requested the rectifier will return 0x00h for data.

Data out-of-range: The rectifier validates data settings and sets the data out-of-range bit and Alert# if the data is not within acceptable range.

Master/Slave: The 'host controller' is always the MASTER. Rectifiers are always SLAVES. SLAVES cannot initiate communications or toggle the Clock. SLAVES also must respond expeditiously at the command of the MASTER as required by the clock pulses generated by the MASTER.

Clock stretching: The 'slave' µController inside the rectifier may initiate clock stretching if it is busy and it desires to delay the initiation of any further communications. During the clock stretch the 'slave' may keep the clock LO until it is ready to receive further instructions from the host controller. The maximum clock stretch interval is 25ms.

The host controller needs to recognize this clock stretching, and refrain from issuing the next clock signal, until the clock line is released, or it needs to delay the next clock pulse beyond the clock stretch interval of the rectifier. Note that clock stretching can only be performed after completion of transmission of the 9th ACK bit, the exception being the START command.



Figure 15. Example waveforms showing clock stretching

I²C Bus Lock-Up detection: The device will abort any transaction and drop off the bus if it detects the bus being held low for more than 35ms.

Communications speed: Both 100kHz and 400kHz clock rates are supported. The rectifiers default to the 100kHz clock rate.

Packet Error Checking (PEC): The rectifier will not respond to commands without the trailing PEC. The integrity of communications is compromised if packet error correction is not employed. There are many functional features, including turning OFF the main output, that require validation to ensure that the desired command is executed.

PEC is a CRC-8 error-checking byte, based on the polynomial C (x) = $x^8 + x^2 + x + 1$, in compliance with PMBusTM requirements. The calculation is based in all message bytes, including the originating write address and command bytes preceding read instructions. The PEC is appended to the message by the device that supplied the last byte.

Alert#: The rectifier can issue Alert# driven from either its internal micro controller (μ C) or from the I²C bus master selector stage. That is, the Alert# signal of the internal μ C funnels through the master selector stage that buffers the Alert# signal and splits the signal to the two Alert# signal pins exiting the rectifier. In addition, the master selector stage signals its own Alert# request to either of the two Alert# signals when required.

The µC driven Alert# signal informs the 'master/host' controller that either a STATE or ALARM change has



Digital Feature Descriptions (continued)

occurred. Normally this signal is HI. The signal will change to its LO level if the rectifier has changed states and the signal will be latched LO until the rectifier receives a 'clear_faults' instruction.

The signal will be triggered for any state change, including the following conditions;

- V_{IN} under or over voltage
- V_{out} under or over voltage
- I_{OUT} over current
- Over Temperature warning or fault
- Fan Failure
- Communication error
- PEC error
- Invalid command
- Internal faults
- Both Alert#_0 and -1 are asserted during power up to notify the master that a new rectifier has been added to the bus.

The rectifier will clear the Alert# signal (release the signal to its HI state) upon the following events:

- Receiving a CLEAR_FAULTS command
- Bias power to the processor is recycled

The rectifier will re-assert the Alert line if the internal state of the rectifier has changed, even if that information cannot be reported by the status registers until a clear_faults is issued by the host. If the Alert asserts, the host should respond by issuing a clear_faults to retire the alert line (this action also provides the ability to change the status registers). This action triggers another Alert assertion because the status registers changed states to report the latest state of the rectifier. The host is now able to read the latest reported status register information and issue a clear_faults to retire the Alert signal.

Re-initialization: The I²C code is programmed to reinitialize if no activity is detected on the bus for 5 seconds. Re- initialization is designed to guarantee that the I²C μ Controller does not hang up the bus. Although this rate is longer than the timing requirements specified in the SMBus specification, it had to be extended in order to ensure that a

re-initialization would not occur under normal transmission rates. During the few μ seconds required to accomplish re-initialization the I^2C μ Controller may not recognize a command sent to it. (i.e. a start condition).

Read back delay: The rectifier issues the Alert# notification as soon as the first state change occurred. During an event a number of different states can be transitioned to before the final event occurs. If a read back is implemented rapidly by the host a successive Alert# could be triggered by the transitioning state of the rectifier. In order to avoid successive Alert# s and read back and also to avoid reading a transitioning state, it is prudent to wait more than 2 seconds after the receipt of an Alert# before executing a read back. This delay will ensure that only the final state of the rectifier is captured

Successive read backs: Successive read backs to the rectifier should not be attempted at intervals faster than every one second. This time interval is sufficient for the internal processors to update their data base so that successive reads provide fresh data.



Dual Master Control

Two independent I²C lines provide true communications bus redundancy and allow two independent controllers to sequentially control the rectifier. For example, a short or an open connection in one of the I²C lines does not affect communications capability on the other I²C line. Failure of a 'master' controller does not affect the rectifiers and the second 'master' can take over control at any time.


Conceptually a Digital Signal Processor (DSP) referenced to Vout(-) of the rectifier provides secondary control. A Bidirectional Isolator provides the required isolation between power GRD, Vout(-) and signal GRD (Logic_GRD). A secondary micro controller provides instructions to and receives operational data from the DSP. The secondary micro controller also controls the communications over two independent I²C lines to two independent system controllers.



The secondary micro controller is designed to default to I²C_0 when powered up. If only a single system controller is utilized, it should be connected to I²C_0. In this case the I²C_1 line is totally transparent as if it does not exist.

If two independent system controllers are utilized, then one of them should be connected to I^2C_0 and the other to I^2C_1 .

At power up the master connected to I^2C_0 has control of the bus. See the section on Dual Master Control for further description of this feature.



Conceptual representation of the dual I²C bus system.

PMBusTM Commands

Standard instruction: Up to two bytes of data may follow an instruction depending on the required data content. Analog data is always transmitted as LSB followed by MSB. PEC is mandatory and includes the address and data fields.

1		8		1		8				1
S	Slave ac	ddress	Wr	Α	C	ìomı	9 .	Α		
	8	1	8			1	8	1	1	
Lo	ow data byte	А	High o	data :e		А	PEC	А	P)

Master to Slave Slave to Master

SMBUS annotations; S – Start , Wr – Write, Sr – re-Start,

Rd – Read, A – Acknowledge, NA – not-acknowledged,

P – Stop

Standard READ: Up to two bytes of data may follow a READ request depending on the required data content. Analog data is always transmitted as LSB followed by MSB. PEC is mandatory and includes the address and data fields.

1	7				1	1	8				1	
S	Sla	ve ado	V	٧r	Α	Co	Command Code				Α	
1		7			1		1 8				1	
Sr	S	lave A	ddres	S	Rd			Α	L	SB		Α
8		1		8				1		1		
MS	В	Α		PEC			NA			Р		

Block communications: When writing or reading more than two bytes of data at a time BLOCK instructions for WRITE and READ commands are used instead of the Standard Instructions above to write or read any number of bytes greater than two.

Block write format:

1		7			1	1				8				1
9	Slave	e ado	5 V	۷r	Α		C	Command Code			4.	Α		
	9	2		1		Ω	T	7	2	2		1		
	C)				0				,		- 1		
	Byte co	unt =	: N	Α	Di	ata	1	Α	Dat	:a 2		Α		
Ξ														
	8	1		8		1		8		1		1		
		Α	Da	ita N		Α		PΕ	С	Α		Ρ		



PMBusTM **Commands** (continued)

Block read format:

1		7		1	1			1				
S	Slav	e addres	SS	Wr	Α		Command Code					
1		7		1	1							
Sr	Sr Slave Address			Rd	Α							
		8	1	8		1	8	1				
Ву	te co	ount = N	Α	Dat	a 1	А	Data 2	A				
	8	1	8	3	-		8	1		1		
•••		Α	Dat	ta N		7	PEC NA			Р		

Linear Data Format: The definition is identical to Part II of the PMBus Specification. All standard PMBus values, with the exception of output voltage related functions, are represented by the linear format described below. Output voltage functions are represented by a 16 bit mantissa. Output voltage has a E=-9 constant exponent.

The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent or scaling factor, its format is shown below.

	Data Byte High							Data Byte Low								
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Exponent (E)						M	1an	tiss	a (N	1)					

The relationship between the Mantissa, Exponent, and Actual Value (V) is given by the following equation:

$$V = M * 2^{E}$$

Where: V is the value, M is the 11-bit, two's complement

mantissa, E is the 5-bit, two's complement exponent

Standard features

Supported features that are not readable: The commands below are supported at the described setting but they cannot be read back through the command set.

Command	Comments
ON_OFF_CONFIG (0x02)	Both the CNTL pin, and the OPERATION command, enabling or disabling the output, are supported. Other options are not supported.
Capability (0x19)	400KHz, ALERT#
PMBus revision (0x98)	1.2

Status and Alarm registers: The registers are updated with the latest operational state of the rectifier. For example, whether the output is ON or OFF is continuously updated with the latest state of the rectifier. However, alarm information is maintained until a clear_faults command is received from the host. For example, the shutdown or OC_fault bits stay in their alarmed state until the host clears the registers.

A clear_faults clears all registers. If a fault still persists after the clear_faults is commanded, the register bit annunciating the fault is reset again.

Command	Hex Code		
Operation	0x01	1	Yes/80
Clear_Faults	0x03	-	
Write _Protect	0x10	1	Yes/00
Restore_default_all	0x12	-	
Restore_user_all	0x16	-	
Store_user_code	0x17	1	yes
Restore_user_code	0x18	1	
Vout_mode	0x20	1	
Vout_command	0x21	2	yes
Vin_ON	0x35	2	No/85
Vin_OFF	0x36	2	No/80
Fan_config_1_2	ОхЗА	1	Yes /99
Fan_command_1	0x3B	2	
Vout_OV_fault_limit	0x40	2	Yes / 60
Vout_OV_fault_response	0x41	1	No/80
Vout_OV_warn_limit	0x42	2	Yes / 59
Vout_UV_warn_limit	0x43	2	Yes / 42
Vout_UV_fault_limit	0x44	2	Yes /41
Vout_UV_fault_response	0x45	1	No/C0
lout_OC_fault_limit	0x46	2	Yes / 68
lout_OC_fault_response ²¹	0x47	1	Yes / F8
lout_OC_LV_fault_limit	0x48	2	Yes/36

²⁰ Yes – indicates that the data can be changed by the user.

²¹ Only latched (0xC0) or hiccup (0xF8) are supported.



PMBusTM **Commands** (continued)

Command lout_OC_warn_limit	Hex Code	Data Field	Non-Volatile Memory Storage & Default Yes / 67.3
OT_fault_limit	0x4F		Yes/TBD
OT_fault_response ²²	0x4F 0x50	2 1	Yes/C0
OT_radit_response= OT_warn_limit	0x50 0x51	2	Yes/105
Vin_OV_fault_limit	0x55	2	No/ 300
Vin_OV_fault_response	0x55	1	No/ C0
·		2	Yes / 295
Vin_OV_warn_limit Vin_UV_warn_limit ²³	0x57	2	Yes / 295 Yes / 87.5
	0x58		
Vin_UV_fault_limit ²⁴	0x59	2	No / 80
Vin_UV_fault_response	0x5A	1	No/C0
Status_byte	0x78	1	
Status_word (+ byte)	0x79	1	
Status_Vout	0x7A	<u>'</u>	
Status_lout	0x7R	i	
Status_Input	0x7C	1	
Status_temperature	0x7D	1	
Status_CML	0x7E	1	
Status fans 1 2	0x81	1	
Read_Vin	0x88	2	
Read_lin	0x89	2	
Read_Vout	0x8B	2	
Read_lout	0x8C	2	
Read_temp_PFC	0x8D	2	
Read_temp_dc_pri	0x8E	2	
Read_temp_dc_sec	0x8F	2	
Read_fan_speed_1	0x90	2	
Read_fan_speed_2	0x91	2	
Read_Pin	0x97	2	
Mfr_ID	0x99	6	
Mfr_model	0x9A	16	
Mfr_revision	0x9B	8	
Mfr_serial	0x9E	16	
Status_summary	0xD0	11	
Status_unit	0xD1	2	
Status_alarm	0xD2	3	
Read_fan_speed	OXD3	6	
Read_input	0xD4	5	
Read_firmware_rev	0xD5	6	
Read_run_timer	0xD6	3	
Status_bus	0xD7	1	
Take_over_bus_control	0xD8		
EEPROM Record – section A	0xD9	≤32	yes
Read_temp_exhaust	0xDA	2	
Read_ temp_inlet	0xDB	2	
Reserved for factory	0XDC		
use			

Command	Hex Code		
Reserved for factory use	0XDD		
Reserved for factory use	OXDE		
Test_Function	0xDF	1	
Upgrade commands			
Password	0xE0	4	
Target_list	0xE1	4	
Compatibility_code	0xE2	32	
Software_version	0xE3	7	
Memory_capability	0xE4	7	
Application_status	0xE5	1	
Boot_loader	0xE6	1	
Data_transfer	0xE7	≤32	
Product Ordering Code	0xE8	11	
Upload_black_box	0xF0	≤32	
EEPROM Record-section B	0xF4	≤32	yes

²²Only latched (0x80) or restart (0xC0) are supported

Command set adjustment range

If a command is received for a value setting that is outside the range defined below, the module should not change the present setting. The module could NACK the command and set the invalid/unsupported data bit of the status_cml (0x7E) register.

Command	Hex Code	Default HL (LL)		stment nge High
Vout_command	0x21	54	41	59
Fan_command_1	0x3B	-	0	100
Vout_OV_fault_limit	0x40	60	41	60
Vout_OV_warn_limit	0x42	59	42	59
Vout_UV_warn_limit	0x43	42	38	58
Vout_UV_fault_limit	0x44	41	36	58
lout_OC_fault_limit	0x46	68 (30)	0	68
lout_OC_LV_fault_ limit	0x48	41	36	58
lout_OC_warn_limit	0x4A	67.3(29.8)	0	67.3
OT_fault_limit	0x4F	110	0	150
OT_warn_limit	0x51	105	0	150
Vin_OV_fault_limit	0x55	300	90	300
Vin_OV_warn_limit	0x57	295	90	295
Vin_UV_warn_limit	0x58	87.5	80	295
Vin_UV_fault_limit	0x59	80	70	295

²³ Recovery set at 90V

²⁴ Recovery set at 86V





Command Descriptions

Operation (0x01): Turns the 54V output ON or OFF. The default state is ON at power up. Only the following data bytes are supported:

FUNCTION	DATA BYTE
Unit ON	0x80
Unit OFF	0x00

To RESET the rectifier using this command, command the rectifier OFF, wait at least 2 seconds, and then command the rectifier back ON. All alarms and shutdowns are cleared during a restart.

Clear_faults (0x03): Clears all STATUS and FAULT registers and resets the Alert# line of the I²C side in control. The I²C side not in control cannot clear registers in the rectifier. This command is always executable.

If a fault still persists after the issuance of the clear_faults command, the specific registers indicating the fault first clears but then get set again to indicate that the unit is still in the fault state.

WRITE_PROTECT register (0x10): Used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. All supported commands may have their parameters read, regardless of the write_protect settings. The contents of this register cannot be stored into non-volatile memory using the Store_user_code command. The default setting of this register is enable_all_writes, write_protect 0x00h. The write_protect command must always be accepted.

Restore_default_all (0x12): Restores all operating register values and responses to the factory default parameters set in the rectifier. The factory default cannot be changed.

FUNCTION	DATA BYTE
Enable all writes	00
Disable all writes except write_protect	80
Disable all writes except write_protect and OPERATION	40

Restore_user_all (0x16): Restores all operating register values and responses to the user default parameters set in the rectifier. The user default can be changed.

Store_user_code (0x17): Changes the user default setting of a single register. In this fashion some protection is offered to ensure that only those

registers that are desired to be changed are in fact changed.

Restore_user_code (0x18): Restores the user default setting of a single register.

Vout_mode (0x20): This is a 'read only' register. The upper three bits specify the supported data format, in this case Linear mode. The lower five bits specify the exponent of the data in two's complement binary format for output voltage related commands, such as Vout_command. These commands have a 16 bit mantissa. The exponent is fixed by the rectifier and is returned by this command.

Mode	Bits [7:5]	Bits [4:0] (Parameter)
Linear	000b	xxxxxb

Vout_Command (0x21): Used to dynamically change the output voltage of the rectifier. This command can also be used to change the factory programmed default set point of the rectifier by executing a storeuser instruction that changes the user default firmware set point.

The default set point can be overridden by the Vprog signal pin which is designed to override the firmware based default setting during turn ON.

In parallel operation, changing the output voltage should be performed simultaneously to all rectifiers using the Global Address (Broadcast) feature. If only a single rectifier is instructed to change its output, it may attempt to source all the required power which can cause either a power limit or shutdown condition.

Software programming of output voltage permanently overrides the set point voltage configured by the Vprog signal pin. The program no longer looks at the 'Vprog pin' and will not respond to any hardware voltage settings. If power is removed from the µController it will reset itself into its default configuration looking at the Vprog signal for output voltage control. In many applications, the Vprog pin is used for setting initial conditions, if different that the factory setting. Software programming then takes over once I²C communications are established.

To properly hot-plug a rectifier into a live backplane, the system generated voltage should get re-configured into either the factory adjusted firmware level or the voltage level reconfigured by the Vprog pin. Otherwise, the voltage state of the plugged in rectifier could be significantly different than the powered system.



Command Descriptions (continued)

Programmed voltage range: 42V_{DC} - 58 V_{DC}.

A voltage programming example: The task: set the output voltage to $50.45V_{DC}$

This rectifier supports the linear mode of conversion specified in the PMBusTM specification. The supported output voltage exponent is documented in the Vout_mode (0x20) command. The exponent for output voltage setting is 2^{-9} (see the PMBusTM specification for reading this command). Calculate the required voltage setting to be sent; $50.45 \times 2^9 = 25830$.

Convert this decimal number into its hex equivalent: 64E6 and send it across the bus LSB first and then MSB; E664 with the trailing PEC.

Vin_ON (0x35): This is a 'read only' register that informs the controller at what input voltage level the rectifier turns ON. The default value is tabulated in the data section. The value is contingent on whether the rectifier operates in the low_line or high_line mode.

Vin_OFF (0x36): This is a 'read only' register that informs the controller at what input voltage level the rectifier turns OFF.

The default value is tabulated in the data section. The value is contingent on whether the rectifier operates in the low_line or high_line mode.

Fan_config_1_2 (0x3A): This command requires that the fan speed be commanded by duty cycle. Both fans must be commanded simultaneously. The tachometer pulses per revolution is not used. Defaut is duty cycle control.

Fan_command_1 (0x3B): This command instructs the rectifier to increase the speed of both fans above what is internally required. The transmitted data byte represents the hex equivalent of duty cycle in percentage, i.e. 100% = 0 x 64h.

The command can increase or decrease fan speed. An incorrect value will result in a 'data error'.

Sending 00h tells the rectifier to revert back to its internal control.

Vout_OV_fault_limit (0x40): Sets the value at which the main output voltage will shut down.

Vout_OV_fault_response (0x41): This is a 'read only' register. The only allowable state is a latched state after three retry attempts.

An overvoltage shutdown is followed by three attempted restarts, each successive restart delayed 1 second. If within a 1 minute window three attempted restarts failed, the unit will latch OFF. If less than 3 shutdowns occur within the 1 minute window then the count for latch OFF resets and the 1 minute window starts all over again. This performance cannot be changed.

Restart after a latched state: Either of four restart mechanisms is available;

- The hardware pin ON/OFF may be cycled OFF and then ON.
- The unit may be commanded to restart via i2c through the Operation command by first turning OFF then turning ON.
- The third way to restart is to remove and reinsert the unit.
- The fourth way is to turn OFF and then turn ON ac power to the unit.

A successful restart clears all STATUS and ALARM registers.

A power system that is comprised of a number of rectifiers could have difficulty restarting after a shutdown event because of the non-synchronized behavior of the individual rectifiers. Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.

A synchronous restart can be implemented by;

- Issuing a GLOBAL OFF and then a GLOBAL ON command to all rectifiers
- Toggling Off and then ON the ON/OFF signal, if this signal is paralleled among the rectifiers.
- Removing and reapplying input commercial power to the entire system

The rectifiers should be OFF for at least 20-30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual rectifiers.



Command Descriptions (continued)

Vout_OV_warn_limit (0x42): Sets the value at which a warning will be issued that the output voltage is too high. Exceeding the warning value will set the Alert# signal.

Vout_UV_warn_limit (0x43): Sets the value at which a warning will be issued that the output voltage is too low. Reduction below the warning value will set the Alert# signal.

Vout_UV_fault_limit (0x44): Sets the value at which the rectifier will shut down if the output gets below this level. This register is masked if the UV is caused by interruption of the input voltage to the rectifier.

Vout_UV_fault_response (0x45): Sets the response if the output voltage falls below the UV_fault_limit. The default UV_fault_response is restart (0xC0). The only two allowable states are latched (0x80) and restart (0xC0).

lout_OC_fault_limit (0x46): Sets the value at which the rectifier will shut down at High Line. This level can be permanently changed and stored in non-volatile memory. The Low Line level is not adjustable.

lout_OC_fault_response (0x47): Sets the response if the output overload exceeds the OC_Fault_limit value. The default OC_fault_response is hiccup (0xF8). The only two allowable states are latched (0xC0) or hiccup. The response is the same for both low_line and high_line operations.

lout_OC_warn_limit (0x4A): Sets the value at which the rectifier issues a warning that the output current is getting too close to the shutdown level at high line. The Low Line level is not adjustable.

OT_fault_limit (0x4F): Sets the value at which the rectifier responds to an OT event, sensed by the dc-sec sensor. The response is defined by the OT_fault_response register.

OT_fault_response (0x50): Sets the response if the output overtemperature exceeds the OT_Fault_limit value. The default OT_fault_response is hiccup (0xC0). The only two allowable states are latched (0x80) or hiccup

OT_warn_limit (0x51): Sets the value at which the rectifier issues a warning when the dc-sec temperature sensor exceeds the warn limit.

Vin_OV_fault_limit (0x55): Sets the value at which the rectifier shuts down because the input voltage exceeds the allowable operational limit.

Vin_OV_fault_response (0x56): Sets the response if the input voltage level exceeds the Vin_OV_fault_limit value. The default Vin_OV_fault_response is restart (0xC0). The only two allowable states are latched (0x80) and restart (0xC0).

Vin_UV_warn_limit (0x58): This is another warning flag indicating that the input voltage is decreasing dangerously close to the low input voltage shutdown level.

Vin_UV_fault_limit (0x59): Sets the value at which the rectifier shuts down because the input voltage falls below the allowable operational limit.

Vin_UV_fault_response (0x5A): Sets the response if the input voltage level falls below the Vin_UV_fault_limit value. The default Vin_UV_fault_response is restart (0xC0). The only two allowable states are latched (0x80) and restart (0xC0).

STATUS_BYTE (0x78) : Returns one byte of information with a summary of the most critical device faults

Bit Position	Flag	Default Value
7	Unit is busy	0
6	OUTPUT OFF	0
5	VOUT Overvoltage Fault	0
4	IOUT Overcurrent Fault	0
3	VIN Undervoltage Fault	0
2	Temperature Fault or Warning	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

STATUS_WORD (0x79): Returns status_byte as the low byte and the following high_byte

Bit Position	Flag	Default Value
7	VOUT Fault or Warning	0
6	IOUT Fault or Warning	0
5	INPUT Fault or Warning	0
4	MFR SPECIFIC	0
3	POWER_GOOD# (is negated)	0
2	FAN Fault or Warning	0
1	OTHER	0
0	UNKNOWN Fault or Warning	0

STATUS_VOUT (0X7A): Returns one byte of information of output voltage related faults.



Command Descriptions (continued)

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	VOUT_OV_WARNING	0
5	VOUT_UV_WARNING	0
4	VOUT UV Fault	0
3 - 0	X	0

STATUS_IOUT (0X7B): Returns one byte of information of output current related faults.

The OC Fault limit sets where current limit is set. The rectifier actually shuts down below the LV fault limit setting.

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	IOUT OC LV Fault	0
5	IOUT OC Warning	0
4	X	0
3	CURRENT SHARE Fault	0
2	IN POWER LIMITING MODE	0
1 - 0	Х	0

STATUS_INPUT (0X7C): Returns one byte of information of input voltage related faults.

Bit Position	Flag	Default Value
7	VIN_OV_Fault	0
6	VIN_OV_Warning	0
5	VIN_UV_ Warning	0
4	VIN_UV_Fault	0
3	Unit OFF for low input voltage	0
2	X	0
1 - 0	X	0

STATUS_TEMPERATURE (0x7D): Returns one byte of information of temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5 - 0	X	0

STATUS_CML (0X7E): Returns one byte of information of communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Data	0
5	Packet Error Check Failed	0
4 - 2	Χ	0
1	Other Communication Fault	0
0	X	0

STATUS_fans_1_2 (0X81):Returns one byte of information of fan status.

Bit Position	Flag	Default Value
7	Fan 1 Fault	0
6	Fan 2 Fault	0
5 - 4	Not supported	0
3	Fan 1 speed overwritten	0
2	Fan 2 speed overwritten	0
1 - 0	Not supported	0

Read back Descriptions

Single parameter read back: Functions can be read back one at a time using the read_word_protocol with PEC. A command is first sent out notifying the slave what function is to be read back followed by the data transfer.

Analog data is always transmitted LSB followed by MSB. A NA following the PEC byte signifies that the transmission is complete and is being terminated by the 'host'.

1	8	3	1		8	1	
S	Slave address Wr		А		Command Code		Α
1		8			1		
Sr	Slave	address	Rd		Α		
8	1	8	1		8	1	1
LSB	А	MSB	Α	I	PEC	No-Ack	. P

Read back error: If the μ C does not have sufficient time to retrieve the requested data, it has the option to return all FF's instead of incorrect data.

Read_fan_speed 1 & 2 (0x90, 0x91): Reading the fan speed is in Direct Mode returning the RPM value of the fan.

Read_FRU_ID (0x99,0x9A,0x9B,0x9E): Returns FRU information. Must be executed one register at a time.

1	8				1		8		1	
S		ave ress	Wr	/r A Command Ox9x				A	4	
1		8		1		8			1	
Sr	Slave address		Rd		А	Byte	e cour	nt = x	C	А
8	1	8	1	1 8		1	8	1		1
Byte_	1 A	Byte	Α	Ву	/te_x	Α	PEC	No-	Ack	Р



Read back Descriptions (continued)

Mfr_ID (0x99): Manufacturer in ASCII – 6 characters maximum.

OmniOn - Critical Power represented as, OmniOn CP

Mfr_model (0x9A): Manufacturer model-number in ASCII –

16 characters, for this unit: CP3500AC54TExxxx

Mfr_revision (0x9B): Total 8 bytes, this is the product series taking the form X:YZ. Each byte is in ASCII format. Read from left to right, scanned in from the series number bar code.

Unused characters are filled at the end with null

Mfr_serial (0x9E): Product serial number includes the manufacturing date, manufacturing location in up to 16 characters. For example:

13KZ51018193xxx, is decoded as; 13 – year of manufacture, 2013

KZ – manufacturing location, in this case Matamoros 51 – week of manufacture

018193xxx - serial #, mfr choice

Manufacturer-Specific PMBus[™] Commands

Many of the manufacturer-specific commands read back more than two bytes. If more than two bytes of data are returned, the standard SMBus™ Block read is utilized. In this process, the Master issues a Write command followed by the data transfer from the rectifier. The first byte of the Block Read data field sends back in hex format the number of data bytes, exclusive of the PEC number, that follows. Analog data is always transmitted LSB followed by MSB. A No-ack following the PEC byte signifies that the transmission is complete and is being terminated by the 'host'.

Mfr_Specific Status and alarm registers: The content and partitioning of these registers is significantly different than the standard register set in the PMBus™ specification. More information is provided by these registers and they are either accessed rapidly, at once, using the 'multi parameter' read back scheme of this document, or in batches of two STATUS and two ALARM registers.

Status_summary (0xD0) : This 'manufacturer specific' command is the basic read back returning STATUS and ALARM register data, output voltage, output

current, and internal temperature data in a single read. Internal temperature should return the temperature that is closest to a shutdown level.

1			8			1		8			1		
S	Slave address W			/r	Α	A Command Code			k	А			
1			8				1		8			1	
Sr	Slave address			F	₹d	A Byte count			nt :	= 11	Α		
8		1 8			1		8	3	1		8		1
Status	-2	Α	Stati	us-1	Α	L	ları	m-3	А	Ala	arm-	2	Α
8		1 8			3			1	8			1	1
Alarm	1-1	А		Volt LS	ag SB	е	A	4	Volta MSI	ge 3	,	4	
	8			1			8		1]			
Curre	ent	-LSI	3 /	Δ	Cui	rrer	۱t-N	1SB	А				
		8				1			8				1
Temperature-LSB			A	4	Te	emp	erature	9-M	ISB		Α		
		1	7								-		
8	1				l .								
PEC	2	N	o-Ac	k	F)							

Status_unit(0xD1): This command returns the STATUS -2 and STATUS-1 register values using the standard 'read' format.

Bit Position	Flag	Default Value
7	PEC Error	0
6	OC [hiccup=1,latch=0]	1
5	Invalid_Instruction	0
4		X
3	OR'ing Test Failed	0
2	n/a	0
1	Data_out_of_range	0
0	Remote ON/OFF [HI = 1]	X

Status-2

Oring fault: Triggered either by the host driven or'ing test or by the repetitive testing of this feature within the rectifier. A destructive fault would cause an internal shutdown. Success of the host driven test depends on power capacity capability which needs to be determined by the external processor. Thus a non-destructive or'ing fault does not trigger a shutdown.



Manufacturer-Specific PMBus[™] Commands (continued)

Bit Position	Flag	Default Value
7	OT [Hiccup=1, latch=0]	1
6	OR'ing_Test_OK	0
5	Internal_Fault	0
4	Shutdown	0
3	Service LED ON	0
2	External_Fault	0
1	LEDs_Test_ON	0
0	Output ON (ON = 1)	X

Status-1

Status_alarm (0xD2): This command returns the ALARM-3 - ALARM-1 register values.

Bit Position	Flag	Default Value
7	Interlock open	0
6	Fuse fail	0
5	PFC-DC communications fault	0
4	DC-I2C communications fault	0
3	AC monitor communications fault	0
2	X	0
1	X	0
0	Or'ing fault	0

Alarm-3

Bit Position	Flag	Default Value
7	FAN_Fault	0
6	No_Primary	0
5	Primary_OT	0
4	DC/DC_OT	0
3	Vo lower than BUS	0
2	Thermal sensor filed	0
1	Stby_out_of_limits	0
0	Power_Delivery	0

Alarm-2

Power Delivery: If the internal sourced current to the current share current is > 10A, a fault is issued.

Bit Position	Flag	Default Value
7	POWER LIMIT	0
6	PRIMARY Fault	0
5	OT_Shutdown	0
4	OT_Warning	0
3	IN OVERCURRENT	0
2	OV_Shutdown	0
1	VOUT_out_of_limits	0
0	VIN_out_of_limits	0

Alarm-1

Over temperature warning: This flag is set approximately 5°C prior to the commencement of an over temperature shutdown.

Page 25

Read_Fan_speed (0 x D3): Returns the commanded speed in percent and the measured speed in RPM. If a fan does not exist, or if the command is not supported the unit return 0x00.

1	8					1		8					1	
S		ave dres				Α			Command 0xE1				Α	
1	8						1	8			1			
Sr		Slav ddr			Ro	ł	А	Byte Count = 6			Δ	`		
	8	1	8	8		1		8		1	8			1
Adj%	6-LSB	Α	Adj%	-M	SB	А	Fa	ınl-	LSB	Α	Fan1-I	МS	В	Α
	8 1 8				1		8		1		1	ı		
Fan2	2 - LSB	Α	Far	า2 -	MS	SB	Α	١	PEC		No-Ac	K	F	5

Read input string (0xD4): Reads back the input voltage and input power consumed by the rectifier.

1	7		1	1		8	3	
S	Slave ad	ddress	Wr	А	Cor	nd Code DC		
1	1		7		1	1		
Α	Sr	Slav	⁄e Add	ress	Rd	Α		
	8	1		8	1		8	1
Byt	e Count	=4 A	Volta	ge- LB:	SA	Volta	age-MSB	Α
	8	1	8	1	8	1	1	
Po	wer - LB	Powe	r-MBS	Α	PEC	No-ack	Р	

Read_firmware_rev [0 x D5]: Reads back the firmware revision of all three μ C in the rectifier

1			7		1	1				8		1
S	ā		ave dress		Wr	А				nmand e 0xDD		А
1	1 7					1]]]			8		1
А	Sr		Sla Add	ive res:	S	R	d	A Byte count = 6				Α
		8			1				8		1	
Prir	mary	Ma	ajor re	ev	Α		Prir	mar	y m	inor rev	/ A	4
		8			1			8	3		1	1
Sec		ndary Major rev				S	eco	nda r∈		ninor	Α	
	8		1		8		1	8	3	1	1	
	majo rev	or	А	re	I ² C evisio	n	А	PI	EC	No-ack	F)

Read_run_timer [0 x D6]: This command reads back the recorded operational ON state of the rectifier in hours. The operational ON state is accumulated from the time the rectifier is initially programmed at the factory. The rectifier is in the operational ON state both when in standby and when it delivers main output power. Recorded capacity is approximately 10 years of operational state.



Manufacturer-Specific PMBus[™] Commands (continued)

1	7		1		1			8	1	
S	Slave addre	Slave address				С		nmand DxDE	Α	A
1			Ī	1	1			1		
Sr	Slave a	Slave addre				Α		Byte count = 3		Α
	8	1		8		1		8		1
Tir	ne -LSB	Α	T	Time		P	4	Time-MS	SB	Α
Р	8 EC No-	1 Ack	1 P							

Status_bus (0xD7): Bus_Status is a single byte read back. The command can be executed by either master at any time independent of who has control.

The μ C may issue a clock stretch, as it can for any other instruction, if it requires a delay because it is busy with other activities.

Automatically resetting into the default state requires the removal of bias supply from the controllers.

Bit Position	Flag	Default Value
7	Bus 1 command error	0
6	Bus 1 Alert# enabled	0
5	Bus 1 requested control	0
4	Bus 1 has control of the PS	0
3	Bus 0 command error	0
2	Bus 0 Alert# enabled	0
1	Bus 0 requested control	0
0	Bus 0 has control of the PS	1

Command Execution: The master not in control can issue two commands on the bus, take_over_bus_control and clear_faults

Take_over_Bus_Control(0xD8): This command instructs the internal μC to switch command control over to the 'master' that initiated the request.

Actual transfer is controlled by the I²C selector section of the μ C. A bus transfer only occurs during an idle state when the 'master' currently in control (in the execution process of a control command) has released the bus by issuing a STOP command. Control can be transferred at any time if the 'master' being released is executing a read instruction that does not affect the transfer of command control. Note; The μ C can handle read instructions from both busses simultaneously.

The command follows PMBus $^{\text{TM}}$ standards and it is not executed until the trailing PEC is validated.

Status Notifications: Once control is transferred both Alert# lines should get asserted by the I^2C selector section of the μC . The released 'master' is notified that a STATUS change occurred and he is no longer in control. The connected

'master' is notified that he is in control and he can issue commands to the rectifier. Each master must issue a clear_faults command to clear his Alert# signal.

If the Alert# signal was actually triggered by the rectifier and not the I^2C selector section of the μC , then only the 'master' in control can clear the rectifier registers.


Incomplete transmissions should not occur on either bus.

EEPROM record: The μ C contains 64 bytes of reserved EEPROM space for customer use. Command (0xD9) is used to store/retrieve into the lower 32 bytes of the memory space and command (0xF4) is used to store/retrieve into the upper 32 bytes of the memory space.

To store contents into the EEPROM space;

1		7	1	1		8	1					
S	S ad	lave dress	Wr	А	Command Code 0xD9 or 0xF4							
	8		1									
В	yte c	ount	Α									
							_					
	8]				8 1						
firs	st_by	te A				last - byte A						
	8	1	1									
Р	EC	Α	Р									

To read contents from the EEPROM space





Manufacturer-Specific PMBus[™] Commands (continued)

Test Function(0xDF):

Bit	Function	State
7	25ms stretch	1= stretch ON
/	for factory use	I- Stretch ON
5 - 6	reserved	
4	Or'ing test	1=0N, 0=0FF
2 - 3	reserved	
1	Service LED	1=ON, 0=OFF
0	LED test	1=ON, 0=OFF

LEDS test ON: Will turn-ON simultaneously the front panel LEDs of the Rectifier sequentially 7 seconds ON and 2 seconds OFF until instructed to turn OFF. The intent of this function is to provide visual identification of the rectifier being talked to and also to visually verify that the LEDs operate and driven properly by the micro controller.

LEDS test OFF: Will turn-OFF simultaneously the four front panel LEDs of the Rectifier.

Service LED ON: Requests the rectifier to flash-ON the Service (ok-to-remove) LED. The flash sequence is approximately 0.5 seconds ON and 0.5 seconds OFF.

Service LED OFF: Requests the rectifier to turn OFF the Service (ok-to-remove) LED.

OR'ing Test: This command verifies functioning of output OR'ing. At least two paralleled rectifiers are required. The host should verify that N+1 redundancy is established. If N+1 redundancy is not established the test can fail. Only one rectifier should be tested at a time.

Verifying test completion should be delayed for approximately 30 seconds to allow the rectifier sufficient time to properly execute the test.

Failure of the isolation test is not considered a rectifier FAULT because the N+1 redundancy requirement cannot be verified. The user must determine whether a true isolation fault indeed exists.

General performance descriptions

Default state: Rectifiers are programmed in the default state to automatically restart after a shutdown has occurred. The default state can be reconfigured by changing non-volatile memory (Store_user_code).

Delayed overcurrent shutdown during startup:

Rectifiers are programmed to stay in a constant current state for up to 20 seconds during power up. This delay has been introduced to permit the orderly application of input power to a subset of paralleled rectifiers during power up. If the overload persists beyond the 20 second delay, the rectifier will revert back into its programmed state of overload protection.

Unit in Power Limit or in Current Limit: When output voltage is > $36V_{DC}$ the Output LED will continue blinking.

When output voltage is < $36V_{DC}$, if the unit is in the RESTART mode, it goes into hiccup. When the unit is ON the output LED is ON, when the unit is OFF the output LED is OFF.

When the unit is in latched shutdown the output LED is OFF.

Restart after a latchoff: PMBus™ fault_response commands can be configured to direct the rectifier to remain latched off for over_voltage, over_temperature and over_current.

To restart after a latch off either of five restart mechanisms are available.

- The hardware pin ON/OFF may be cycled OFF and then ON.
- 2. The unit may be commanded to restart via I2C through the Operation command by cycling the output OFF followed by ON.
- 3. Remove and reinsert the unit.
- 4. Turn OFF and then turn ON AC power to the unit.
- 5. Changing firmware from latch off to restart.

Each of these commands must keep the rectifier in the OFF state for at least 2 seconds, with the exception of changing to restart.

A successful restart shall clear all alarm registers, set the restarted successful bit of the Status_2 register.

A power system that is comprised of a number of rectifiers could have difficulty restarting after a shutdown event because of the non-synchronized behavior of the individual rectifiers. Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.



General performance descriptions (continued)

A synchronous restart can be implemented by;

- Issuing a GLOBAL OFF and then ON command to all rectifiers,
- 2. Toggling Off and then ON the ON/OFF (ENABLE) signal
- 3. Removing and reapplying input commercial power to the entire system.

The rectifiers should be turned OFF for at least 20 - 30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual rectifiers.

Auto_restart: Auto-restart is the default configuration for over-current and over-temperature shutdowns. These features are configured by the PMBus™ fault_response commands

An overvoltage shutdown is followed by three attempted restarts, each restart delayed 1 second, within a 1 minute window. If within the 1 minute window three attempted restarts failed, the unit will latch OFF. If within the 1 minute less than 3 shutdowns occurred then the count for latch OFF resets and the 1 minute window starts all over again.

Fault Management

Certain transitionary states can occur before a final state is reached. The STATUS and ALARM registers will not be frozen into a notification state until the final state is reached. Once a final state is reached the Alert# signal is set and the STATUS and ALARM registers will not get reinstated until a clear_faults is issued by the master. The only exception is that additional state changes may be added to the original list if further changes are noted.

All fault information is sticky. If the fault still persists after a clear_faults has been issued, then the fault state will reassert. All operational state information is not sticky.

The rectifier differentiates between internal faults that are within the rectifier and external faults that the rectifier protects itself from, such as overload or input voltage out of limits. The FAULT LED, FAULT PIN or i²c alarm is not asserted for EXTERNAL FAULTS. Every attempt is made to annunciate External Faults. Some

of these annunciations can be observed by looking at the input LEDs. These fault categorizations are predictive in nature. Therefore, there is a likelihood that a categorization may not have been made correctly.

Input voltage out of range: The Input LED will continue blinking as long as sufficient power is available to power the LED. If the input voltage is completely gone the Input LED is OFF.

State Change Definition

A state_change is an indication that an event has occurred that the MASTER should be aware of. The following events shall trigger a state_change;

- Initial power-up of the system when AC gets turned ON. This is the indication from the rectifier that it has been turned ON. Note that the master needs to read the status of each rectifier to reset the system_interrupt.
- Any changes in the bit pattern of either the PMBus standard STATUS or the mfr_specific STATUS registers should trigger the Alert# signal.

Hot plug procedures

Careful system control is recommended when hot plugging a rectifier into a live system. It takes about 15 seconds for a rectifier to configure ts address on the bus based on the analog voltage levels present on the backplane. If communications are not stopped during this interval, multiple rectifiers may respond to specific instructions because the address of the hot plugged rectifier always defaults to xxxx000 (depending on which device is being addressed within the rectifier) until the rectifier configures its address.

The recommended procedure for hot plug is the following: The system controller should be told which rectifier is to be removed. The controller turns the service LED ON, thus informing the installer that the identified rectifier can be removed from the system. The system controller should then poll the rectifier_present signal to verify when the rectifier is re-inserted. It should time out for 15 seconds after this signal is verified. At the end of the time out all communications can resume.

During hot plug the rectifier attempts to configure itself to the bus voltage of a working system. The following are the turn-ON steps implemented within the rectifier:



State Change Definition (continued)

- Prior to turning ON the main output the rectifier reads the bus voltage present on the bus. If the bus voltage and the commanded voltage (either default or Vmargin) are the same, the power supply proceeds to turn ON into its commanded value.
- If the bus voltage and the commanded voltage do not agree, the rectifier ignores the commanded voltage and waits for the external controller to command it to set its output voltage. This step is required to ensure that the plugged in rectifier does not attempt to source an entire system at an uncontrolled voltage level.
- If the bus voltage is below $40V_{DC}$ the rectifier proceeds to turn ON into its commanded value.

Failure Predictions

Alarm warnings that do not cause a shutdown are indicators of a potential future failure of the rectifier. For example, if a thermal sensor failed, a warning is issued but an immediate shutdown of the rectifier is not warranted.

Other potential predictive failure mechanisms can be derived from information such as fan speed when multiple fans are used in the same rectifier. If the speed of the fans varies by more than 20% from each other, this is an indication of an impending fan wear out.

The goal is to identify problems early before a protective shutdown would occur that would take the rectifier out of service.

Information only alarms: The following alarms are for information only, they do not cause a shutdown

- Over temperature warning
- Vout out-of-limits
- Output voltage lower than bus
- Unit in Power Limit
- Thermal sensor failed
- Or'ing (Isolation) test failure
- Power delivery
- Stby out of limits
- Communication errors


Remote upgrade

This section describes at a high-level the recommended re- programming process for the three internal micro controllers inside the rectifier when the re-programming is implemented in live, running, systems.

The process has been implemented in visual basic by OmniOn Critical Power for controller based systems positioned primarily for the telecommunications industry. OmniOn Critical Power will share its development with customers who are interested to deploy the re-programming capability into their own controllers.

For some customers internal system re-programming is either not feasible or not desired. These customers may obtain a re- programming kit from OmniOn Critical Power. This kit contains a turn-key package with the re-program firmware.

Conceptual Description: The rectifier contains three independent µControllers. The boost (PFC) section is controlled by the primary µController. The secondary DC-DC converter is controlled by the secondary µController, and I²C communications are being handled by the I²C Interface µController



Each of the μ Controllers contains a boot loader section and an application section in memory. The purpose of the boot loader section is to facilitate the upgrading capability described here. All the commands for upgrading and memory space required for incrementally changing the application code are in this section. The application section contains the running code of the rectifier.

The system controller receives the upgrade package. It should first check whether an upgrade is required followed by upgrading those processors, one at a time, that are required to be upgraded. Each processor upgrade needs to be validated and once the upgrade is successfully completed the boot loader within each processor will permit the application to run after a reset. If the validation fails the boot loader will stay in



Remote upgrade (continued)

its section. The system controller can attempt another upgrade session to see if it would complete successfully.

The Upgrade Package: This package contains the following files;

- Manifest.txt The manifest describes the contents of the upgrade package and any incidental information that may be useful, for example, what this upgrade contains or why is this upgrade necessary. This file contains the version number and the compatibility code of the upgraded program for each of the three processors
- Program.bin The upgraded program contents are located here. Each processor to be upgraded will have its own file.

Below is an example of an upgrade package

- Contents of the upgrade are in a zip file
 CP3x00AC54TEZ.zip
- Unzipping the contents shows the following files
 CP3x00AC54TEZ.pfc.bin
 CP3x00AC54TEZ.sec.bin manifest.txt
- Opening manifest.txt shows the following
 - # Upgrade manifest file
 - # Targets: CP3x00AC54TEZ PFC and SEC
 - # Date: Tue 01/14/2014 14:25:09.37
 - # Notes:
- Program contents
- >p, CP3x00AC54TE _P01, CP3 x 00AC54TEZ _PFC.bin,1.18
- >s, CP3x00AC54TE _S01, CP3 x 00AC54TEZ _SEC.bin,1.1 compatibility code, new program, revision number

Upgrade Status Indication: The FAULT LED is utilized for indicating the status of the re-programming process.

Wink: 0.25 seconds ON, 0.75 seconds OFF

Wink: 0.25 seconds ON. 0.75 seconds OFF

Fast Blink: 0.25 seconds ON. 0.25 seconds OFF

Status	Fault LED	Description
Idle	OFF	Normal state
In boot block	Wink	Application is good
Upgrading	Fast blink	Application is erased or programming in progress
Fault	ON	Erase or re-program failed

Upgrade procedure

 Initialization: To execute the re-programming/ upgrade in the system, the rectifier to be reprogrammed must first be taken OFF-line prior to executing the upgrade. If the rectifier is not taken OFF-line by the system controller, the boot loader will turn OFF the output prior to continuing with the re-programming operation.

Note: Make sure that sufficient power is provided by the remaining on-line rectifiers so that system functionality is not jeopardized.

- 2. Unzip the distribution file
- 3. Unlock upgrade execution protection by issuing the command below;

Password(0xE0): This command unlocks the upgrade commands feature of the rectifier by sending the characters 'UPGD'.

1		8			8		1		8		1
S	Slave address		Wr	Α	Cmd – 0x	ΕO	Α	COL	Byte unt -	4	А
	8	1			8	1		8	1	1	
Byte	e 0 - U	Α			Byte 4 - D	Α	P	EC	Α	Р	

4. Obtain a list of upgradable processors (optional)

Target list(0xE1): This command returns the upgradable processors within the rectifier. The byte word is the ASCII character of the processor (p, s, and i). The command is optional to the user for information only.

1		8					1		8		1	
S		Sla ac	ave Idr	/e dr W			А		Cmd –	0xE		Д
1		8	3	1				8		1		
Sr	Č	Slave addr Rd				А	Byt	e co	ount - r	1	А	
8		1			8	1	8		1	1		
Byte	9 0	А				Ву	te n	Α	PEC	No	-Ack	Р



Upgrade procedure (continued)

Potential target processors are the following:

p - primary (PFC)

s – secondary (DC-DC)

 $i - I^2C$

 Verify upgrade compatibility by matching the upgrade compatibility code in the manifest.txt file to the rectifier compatibility code of the target processor.

Compatibility code (0xE2): This read command consists of up to 32 characters defining the hardware configuration:

1		8		1		8		1		8		1	
S	Slav ado	ve dr	Wr	А	Cm	2	Α	Та	rget	:-x	Α		
1		8		1		8		1			3	1	_
Sr	Sla ad	ve dr	Rd	Α	Byte	e count	: = 3	32	Α	Byt	e 0	Δ	١.
	8				1	8		1			1		
••••		Byt	te 31		Α	PEC	Ν	0-/	Acl	<	Р		

Where Target-x is an ASCII character pointing to the processor to be updated;

p – primary (PFC)

s – secondary (DC-DC)

 $i - I^2C$

6. Check the software revision number of the target processor in the rectifier and compare it to the revision in the upgrade. If the revision numbers are the same, or the rectifier has a higher revision number then no upgrade is required for the target processor.

Software revision(0xE3): This command returns the software revision of the target.

														_
1		8			1		8			1		8	1	
S		Slave addr			Α		Cmc OxE			Α	Ta	rget-x	А	
1		8			1		8			1		8		1
Sr		Slave addr	Rd		Α	CC	Byt un	e t=7		А	re	Major evisior	1	Α
		,	-	ı	0		-		,	1 1	-	0	-	_
	2	5			8		ı	8	•			8		
re	∕lir vis	nor sion	Α	A m		th	Α	da	ıy	А	. 2	year ²⁵	А	
														_
8		1		8		1		3		1		1		
hr	S	Α	m	nin	,	A	PI	EC	N	o-A	ck	Р		

7. Verify the capability of each processor

²⁵ Last two digits.

Page 31

Memory capability (0xE4): Provides the specifics of the capability of the device to be reprogrammed.

1		8		1		8	1		8	1		
S	Slav ado					Cmd – 0xE4	А	Та	rget-x	Α		
1		8		1		8		1	8		1	
Sr	Sla ad	Slave addr Rd			A	Byte count='	7	Α	Max byte		А	
	8	1	8		1	8	- -	1	8		1	
ET	-LSB	А	ET-M	SB	Α	BT-LSE	3 <i>A</i>	A E	BT-MS	В	Α	
	8	1				8		1	8		1	1
Ар	pp_CRC_LSB A			Α Α	App	_CRC_M	ISB	Α	PEC	No-	Ack	Р

Where the fields definition are shown as below:

Max Bytes	Maximum number of bytes in a data packet
ET	Erase time for entire application space (in mS)
BT	Data packet write execution time (uS)
APP_CRC	Application CRC-16 – returns the application CRC-16 calculation. Reading these register values, if the application upload CRC-16 calculation returns an invalid, provides the mismatch information to the host program. (See applicationstatus (0xE5) command)

This information should be used by the host processor to determine the max data packet size and add appropriate delays between commands.

8. Verify availability: The Application status command is used to verify the present state of the boot loader.

Application status (0xE5): Returns the Boot Loader's present status.

1	8		1	8			1	1 8		
S	Slave addr	Wr	Α	Cmd – 0xE5			Α	Target-x	Α	
1	8	8		8	1	1 8		1	1	
Sr	Slave addr	Rd	A	Status	Α	Р	EC	No-Ack	Р	

Status bits

1	0x00 Processor is available	0x10 Reserved
	0x01 Application erased	0x20 Reserved
	0x02 CRC-16 invalid	0x40 Manages downstream μC
	0x04 Sequence out of order	0x80 In boot loader
	0x08 Address out of range	

Status of the application should be checked after the execution of successive commands to verify that the commands have been properly executed.

9. Issue a Boot Loader command with the enter boot block instruction.



Upgrade procedure (continued)

Boot loader (0xE6): This command manages the upgrade process starting with entering the sector, erasing the present application, indicating completion of the upload and finally exiting from the boot sector, thereby turning over control to the uploaded application.

1		7		7	7	8	1	8	1
S	Slave addr			Wr	Α	Cmd – 0xE6	Α	Target-x	А
8	3	1	8	1	1				
Da	ıta	Α	PEC	Α	Р				

Data:

1=enter boot block (software reboot) 2=erase


3=done

4=exit²⁶ boot block (watchdog reboot)

Note: The target μ C field is ignored for enter and exit commands. During this process if the output of the rectifier was not turned OFF the boot loader will turn OFF the output

- 10. Erase and program each μC using the Boot Loader command, starting with the PFC.
- 11. Wait at least 1 second after issuing en erase command to allow the µC to complete its task.
- 12. Use command 0xE5 to verify that the PFC μ C is erased. The returned status byte should be 0x81.
- 13. Use the Data Transfer command to update the application of the target μC .

Data transfer (0xE7): The process starts with uploading data packets with the first sequence number (0x0000).



After completion of the first data packet upload the Boot loader increments the sequence number. A subsequent read to the boot loader will return the incremented sequence number and a STATUS byte. This is a validity check to ensure that the sequence number is properly kept. The returned STATUS byte is the same as the application status response. It is

appended here automatically to save the execution of another command. It should be checked to ensure that no errors are flagged by the boot loader during the download.

If an error occurred, terminate the download load and attempt to reprogram again.

1	8				1	8			1				
S		Slav adc		Wı	-	Α	Cmd - 0xE7		А				
1	8						1 8					1	
Sr	Slave addr R				Rd	1	A Byte count = 3				Α		
7		8	8		1		8		1	8	1		1
Seq-	LSB	Α	Seq-1	ИSВ	Α	Si	tatı	us	Α	PEC	No-A	ιck	Р

The returned Status byte is defined in the Application Status command (0 x E5).

Sequence number validation should take place after each data block transfer. The next data block transfer starts with the sequence number received from the boot loader.

The host keeps track of the upload and knows when the upload is completed.

14. Execute a Boot loader command to tell the PFC μ C that the transfer is done.

At the completion signal, the PFC μ C should calculate the PEC value of the entire application. The last two bytes of the loaded application were the CRC-16 based PEC calculation.

Wait for at least 1 second to allow time for the PFC μ C to calculate the error checking value.

- 15. Execute an Application status command to verify that the error check is valid. The returned status should be 0x80.
- 16. Execute a Boot loader command to exit boot block. Upon receipt of the command the PFC μ C will transfer to the uploaded application code.
- 17. Wait for at least 1 second.
- 18. Use command 0xE1 to verify that the PFC μ C is now in the application code. The returned status data bte should be 0x00.
- 19. Repeat the program upgrade for the Secondary and $I^2C \mu C$'s, if included in the upgrade package.


²⁶ The 'exit boot block' command is only successful if all applications are valid, otherwise, control remains in the boot block.





Product Ordering Code

Although the Ordering Code number is not required for the upgrade process in its present form, it may be useful when upgrading multiple version of the same product in order to differentiate product upgrade requirements.



Error handling: The Boot loader will not start the application if errors occurred during the re-program stage. The controlling program could restart the upgrade process or terminate the upgrade and remove the offending rectifier from service.

Black box

Contents of the black box and more detailed information about the specifics of the feature are described in a separate document. The intent here is to provide a high level summary This feature includes the following;

- 1. A rolling event Recorder
- 2. Operational Use Statistics

The rolling event recorder

The purpose of the black box is to provide operational statistics as well as fault retention for diagnostics following either recoverable or non-recoverable fault events. Sufficient memory exists to store up to 5 timestamped snapshot records (pages) that include the

state of the status and alarm registers and numerous

internal measurement points within the rectifier. Each record is stored into nonvolatile memory at the time when a black box trigger event occurs. Once five records are stored, additional records over-write the oldest record.

The memory locations will be cleared, when the product is shipped from the OmniOn factory.

Operational use statistics

This feature of the black box includes information on the repetition and duration of certain events in order to understand the long-term operational state of the rectifier. The events are placed into defined buckets for further analysis. For example; the rectifier records how long was the output current provided in certain load ranges.


Accessing the event records

The event records are accessed by uploading the entire contents of the black box of the rectifier into a folder assigned by the user. Within the I²C protocol this upload is accomplished by the upload_black_box (0xF0) command described below. OmniOn provides a Graphical User Interface (GUI) that de-codes the contents of the black box into a set of records that can be reviewed by the user.

Upload black box(0xF0): This command executes the upload from the rectifier to a file of the user's choice.

The 100ms delay prior to the restart is mandatory to provide enough time for the rectifier to gather the required data from the secondary DSP controller.

If a transmission error occurs, or if the uC did not receive the data from the DSP, the uC may set the length to 0, issue a PEC and terminate the transmission.



The data array supported by rev 1.3 of the OmniOn Interface Adapter is 32×64 comprising 2048 bytes of data.






Table 1: Alarm and LED state summary

		Rectifier	LED State)	Monitoring Signals					
Condition	AC OK Green	DC OK Green	Service Amber	Fault Red	Fault	отw	PG	Module Present		
OK	1	1	0	0	HI	HI	HI	LO		
Thermal Alarm (5C before shutdown)	1	1	1	0	HI	LO	HI	LO		
Thermal Shutdown	1	0	1	1	LO	LO	LO	LO		
Defective Fan	1	?27	0	1	LO	HI	LO	LO		
Blown AC Fuse in Unit	1	0	0	1	LO	HI	LO	LO		
AC Present but not within limits	Blinks	0	0	0	HI	HI	LO	LO		
AC not present ¹	0	0	0	0	HI	HI	LO	LO		
Boost Stage Failure	1	0	0	1	LO	Ξ	LO	LO		
Over Voltage Latched Shutdown	1	0	0	1	LO	H	LO	LO		
Over Current	1	Blinks	0	0	HI	HI	Pulsing ⁴	LO		
Non-catastrophic Internal Failure ²	1	1	0	1	LO	H	HI	LO		
Standby (remote)	1	0	0	0	HI	Ξ	LO	LO		
Service Request (PMBus mode)	1	1	Blinks	0	HI	Ξ	HI	LO		
Communications Fault (RS485 mode)	1	1	0	Blinks	HI	HI	HI	LO		

¹This signal is correct if the rectifier is back biased from other rectifiers in the shelf.

Table 2: Signal Definitions

All hardware alarm signals (Fault#, PG#, OTW#) are open drain FETs. These signals need to be pulled HI to either 3.3V or 5V. Maximum sink current 5mA. An active LO signal (< $0.4V_{DC}$) state. All signals are referenced to Logic_GRD unless otherwise stated.

Function	Label	Type	Description
Output control	ON/OFF	Input	If shorted to Logic_GRD main output is ON in Analog or PMBus mode.
Power Good Warning	PG#	Output	Open drain FET; Changes to LO if an imminent loss of the main output may occur.
I ² C Interrupt	Alert#_0/Alert#_1	Output	Active LO.
Rectifier Fault	Fault#	Output	An open drain FET; normally HI, changes to LO.
Module Present	MOD_PRES	()I ITMI IT	Short pin, see Status and Control description for further information on this signal.
Interlock	Interlock	Input	Short pin, controls main output during hot-insertion and extraction. Ref: Vout (-)
Protocol select	Protocol		Selects operational mode. Ref: Vout (-). No-connect PMBus, 10k Ω - RS485
Margining	Vprog	Input	Changes the set point of the main output.
Over-Temperature Warning	OTW#	() r \	Open drain FET; normally HI, changes to LO 5°C prior to thermal shutdown.
I ² C address	Unit_ID	Input	Voltage level selecting the A3 – A0 bits of the address byte
I ² C address	Rack_ID	Input	Voltage level selecting the A3 – A0 bits of the address byte
Back bias	8V_INT	Bi-direct	Used to back bias the DSP from operating Rectifiers. Ref: Vout (-).
Standby power	5VA	Output	5V at 2A provided for external use
Current Share	Ishare	Bi-direct	A single wire active-current-share interconnect between rectifiers Ref: Vout (-).
I ² C Line 0	SCL_0	Input	PMBus line 0.
I ² C Line 0	SDA_0	Bi-direct	PMBus line 0.
I ² C Line 1	SCL_1	Input	PMBus line 1.
I ² C Line 1	SDA_1	Bi-direct	PMBus line 1.
RS485 Line	RS_485+	Bi-direct	RS485 line +
RS485 Line	RS_485-	Bi-direct	RS485 line -

²⁷ A single fan fault may not cause a shutdown. Shutdown is controlled by internal unit temperatures. A double fan fault causes an immediate.

² Any detectable fault condition that does not cause a shutting down. For example, ORing FET failure, boost section out of regulation, etc.


³ Signal transition from HI to LO is output load dependent.

⁴ Pulsing at a duty of 1ms as long as the unit is in overload.



Mechanical Outline

Dimensions



Front Panel LED's

	=Analog Mode	I ² C Mode	RS485 Mode
□~		ON: Input ok Blinking: Input out of lim	its
□	-	ON: Output ok Blinking: Overload	
	ON: Over-temperature Warning	ON: Over-temperature Warning Blinking: Service	ON: Over-temperature Warning
<u></u> !	← • • • • • • • • • • • • • • • • • • •	ON: Fault -	ON: Fault Blinking: Not communicating


Output Connector: TE: 3-6450832-8, or FCI: 10106262-7006001LF

Mating Connector: right angle PWB mate – all pins: TE – 1-6450872-6, FCI – 10106264-7006001LF;

right angle PWB mate except pass-thru input power: TE - 6450874-3, FCI - 10106265-

70CB001LF





			SIGNA		OUTPUT	POWER	INPUT POWER						
	6	5	4	3	2	1	P7	P6	P5	P4	P3	P2	Ρl
Α	SCL_0	MOD_PRES	PG#	LOGIC_GRD	RS_485+	Slot_ID							
В	SCL_1	OTW#	Alert#_0	Alert#_1	RS_485-	8V_INT	V_OUT	V_OUT	V_OUT	V_OUT	EARTH	LINE-2	LINE-1
С	SDA_0	Vprog	ON/OFF	Rack_ID	Ishare	Protocol	(-)	(+)	(+)	(-)	(GND)	(GND)	(GND)
D	SDA_1	Fault#	5VA	Unit_ID	Interlock	Shelf_ID							

Note: Connector is viewed from the rear positioned inside the rectifier

Signal pins columns 1 and 2 are referenced to V_OUT (-) . Slot_ID and Shelf_ID are used only with RS485 communications.

Signal pins columns 3 through 6 are referenced to Logic GRD

Last to make-first to break shortest pin First make-last to break longest pin implemented in the mating connector **Earth** First Make last to breake longest pin implemented in the mating connevtor

Appendix

Bus transfer reporting

The events below concentrate on what happens when a clear_faults is issued. The system host needs to be intelligent enough to inquire the status of the power supply before issuing a clar_faults. Otherwise, it would lose whatever information may be in the status registers.

	Operation	Alert#1	Alert#0	status _bus	status_ word	status_ cml	Notes			
Start up	Power applied to unit	1	1	0x45	0x0000	0x00	notification that a new unit is available. Default i2c0 in control			
Response A	i2c1 issues a clear fault	0	1	0x05	0x0000	0x00	Each host can issue a clear_faults whether it is in control or not. A			
Response A	i2c0 issues a clear fault	0	0	0x01	0x0000	0x00	clear_faults issued by a host clears its alert side, but it does not clear the other			
							alert side. The Alert signal on the side that has not			
Response B	i2c0 issues a clear fault	1	0	0x41	0x0000	0x00	been cleared remains			
Response B	i2c1 issues a clear fault	0	0	0x01	0x0000	0x00	asserted until it gets cleared by the host on that side.			
Event 1	i2c1-command sent, not in control	1	0	0xC1	0x0000	0x00				
Lverit	i2c1 issues a clear_faults	0	0	0x01	0x0000	0x00				
	i2c0 in control, unit issues a fault	1	1	0x01	eventl	0x00				
	i2c1 takes over control	1	1	0x74	eventl	0x00				
Event 2	i2c1 read system status	1	1	0x74	eventl	0x00	host1 should read status before clearing the registers.			
Event 2	i2c1 issues a clear_faults	0	1	0x14	0x0000	0x00	Assuming that the event has cleared			
	i2c0 reads systems status	0	1	0x14	0x0000	0x00	reads that he does not have control			
	i2c0 issues clear_faults	0	0	0x10	0x0000	0x00	host0 clears the bus notification that no longer has control			
	i20c in control, unit issues a fault	1	1	0x01	eventl	0x00				
Event 3	i2c1 read system staus	1	1	0x01	eventl	0x00	The event recovered and the power			
Events	i2c1 issues clear faults	0	1	0x01	eventl	0x00	supply operates normally			
	i2c0 issues clear faults	0	0	0x01	0x0000	0x00				
	i2c1 in control	0	0	0x10	0x0000	0x00	normal state			
	i2c0 takes over control	1	1	0x47	0x0000	0x00				
	i2c0 reads bus_status	1	1	0x47	0x0000	0x00	host0 confirms that it has taken over control			
Event 4	i2c0 issues a clear_faults	1	0	0x41	0x0000	0x00	host0 clears confirmation that it took over control			
	i2c1 reads bus_status	1	0	0x41	0x0000	0x00	host1 realizes that he no longer has control			
	i2c1 issues a clear_faults	0	0	0x01	0x0000	0x00	host1 clears the alert line since he received the information			



Appendix (continued)

	operation	Alert#1	Alert#0	status_bus	status_word	status_cml	Notes
	i2c1 in control	0	0	0x10	0x0000	0x00	
	i2c0 issues a command	0	1	0x1C	0x0000	0x00	the command is rejected because i2c0 is not in control
	i2c0 reads bus status	0	1	0x1C	0x0000	0x00	
Event 5	i2c0 issues a clear_faults	0	0	0x10	0x0000	0x00	
	i2c1 issues a bad command	1	0	0xD0	0x0002	0x80	since host1 in control the supply also issues a command error
	i2c1 reads bus status	1	0	0xD0	0x0002	0x80	
	i2c1 issues a clear_faults	0	0	0fx0	0x0000	0x00	

Rules:


- On power up each side needs to clear its own alert signal line.
- Side in control is the only one that can clear the Event Status registers.
- The side in control cannot clear the alert of the side not in control as long as the event is still present
- A power supply alarm should not set the status_bus registers

Accessories

ltem	Description	Part number
	lu_CP3500_interface: Rectifier interface board. This debug toolcan be used to evaluate the performance of the rectifier. The input interface is a standard IEC 320 C20 type socket. Outputs are connected via standard 0.25 fast-ons.	150039572
	Isolated Interface Adapter Kit – interface between a USB port and the I ² C connector on the rectifier interface board. Includes acable set to the PC and to the Iu_CP3500_interface board above.	150036482
Software: OmniOn Digital Power Insight CP3500 @ 64 Read Settings Write Settings Restore User All Store User Code Restore Defaults Name: CP3500 Address (d): 64 Type: CP3500 On LED Test Service LED Write OK Vout Set (V) Vout OV Fault Vout OV Warn Set Voul TEMP TEMP TEMP TEMP TEMP TEMP TEMP TEMP	The site below downloads the OmniOn Digital Power Insight TM software tools, including the pro_GUI. When the download is complete, icons for the various utilities will appear on the desktop. Click on pro_GUI.exe to start the programafter the download is complete. http://powertalk.campaigns.omnionpower.com/ DigitalPowerInsight.html Graphical User Interface Manual; The GUI download created a directory In that Computer Windows7 (C:) PPI Suite Computer Vindows7 (Files)	Free download
Software: Remote Upgrade	This GUI upgrades the application codes of all three processors inside the power supply. Available in both I ² C and GP modes of operation. Requires both the interface board and the Isolated Interface Adapter kit revision 1.5 or higher.	In development
Software: Black Box	This GUI translates and displays the contents of the Black Box	In development



Accessories (continued)



Individual cable set connector pinout

SINGLE PS CABLE PIN ASSIGNMENT							
P1 - MATING INTO THE PS							
P2 - END OF EXTENSION							
ΡΊ	A1	P2	1	SLOT_ID			
	A2		2	RS_485+			
	A3		3	LOGIC GRD			
	A4		4	PFW#			
	A5		5	MOD_PRES			
	A6		6	SCL_0			
	B1		7	8V_INT			
	B2		8	RS_485-			
	B3		9	ALERT#_1			
	B4		10	ALERT#_0			
	B5		11	OTW#			
	В6		12	SCL_1			
	C1		13	PROTOCOL			
	C2		14	ISHARE			
	C3		15	RACK_ID			
	C4		16	ON/OFF			
	C5		17	VPROG			
	C6		18	SDA_0			
	D1		19	SHELF_ID			
	D2		20	INTERLOCK			
	D3		21	UNIT_ID			
	D4		22	5VA			
	D5		23	FAULT#			
	D6		24	SDA_1			



Ordering Information

Table 4: Device Codes

Please contact your OmniOn Power Sales Representative for pricing, availability and optional features.

Item	Description	Ordering Code
CP3000AC54TEZ	3000W output power capacity, 5V _{DC} @ 2A, RoHS Compliant	150033916
CP3000AC54TECZ	3000W output power capacity, 5V _{DC} @ 2A, RoHS Compliant, Improved inputmeasurement	150041904
CP3500AC54TEZ	3500W output power capacity, 5V _{DC} @ 2A, RoHS Compliant	150030396
CP3500AC54TECZ 3500W output power capacity, 5V _{DC} @ 2A, RoHS Complia Improved input measurement		150041901



Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
18.3	11/01/2021	Updated as per template and upgraded RoHS standard
18.4	07/05/2023	Changes done in table on page 02,03,04,25,26,36 Missing data added on page 11,27,29,36,40
18.5	10/20/2023	Updated as per OmniOn template
18.6	01/09/2024	Corrected shading in PMbus commands



OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.