DATASHEET



2 × 6A Digital Dual Output MicroDLynx[™]: Non-Isolated DC-DC Power Modules

$4.5V_{dc}$ –14.4V_{dc} input; $0.51V_{dc}$ to $5.5V_{dc}$ output; 2 × 6A Output Current

RoHS Compliant




Description

The 2 × 6A Digital Dual MicroDlynx[™] power modules are non-isolated dc-dc converters that can deliver up to 2 × 6A of output current. These modules operate over a wide range of input voltage (V_{IN} = 4.5Vdc-14.4V_{dc}) and provide precisely regulated output voltages from $0.51V_{dc}$ to $5.5V_{dc}$, programmable via an external resistor and PMBus control. Features include a digital interface using the PMBus protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus interface supports a range of commands to both control and monitor the module. The module also includes the Tunable Loop[™] feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment





Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863.
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Compliant to REACH Directive (EC) No 1907/2006
- Wide Input voltage range (4.5V_{dc}-14.4V_{dc}) on both inputs
- Each Output voltage programmable from 0.6Vdc to 5.5Vdc via external resistor. Digitally adjustable down to 0.51V_{dc}
- Digital interface through the PMBus[™] # protocol
- Tunable Loop™ to optimize dynamic output voltage response
- Power Good signal for each output
- Fixed switching frequency with capability of external synchronization
- 180° Out-of-phase inputs to reduce input ripple

- Output overcurrent protection (non-latching)
- Output Overvoltage protection
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Start up into Pre-biased output
- Cost efficient open frame design
- Small size: 20.32 mm x 11.43 mm x 8.5 mm (0.8 in x 0.45 in x 0.335 in)
- Wide operating temperature range [-40°C to 105°C(Ruggedized: -D), 85°C(Regular)]
- Ruggedized (-D) version able to withstand high levels of shock and vibration
- ANSI/UL* 62368-1 and CAN/CSA† C22.2 No. 62368-1 Recognized, DIN VDE‡ 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- ISO** 9001 and ISO 14001 certified manufacturing facilities

FOOTNOTES

^{*} UL is a registered trademark of Underwriters Laboratories, Inc.

[†] CSA is a registered trademark of Canadian Standards Association.

[‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

^{**} ISO is a registered trademark of the International Organization of Standards

[#] The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)



Technical Specifications

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	V_{IN1} and V_{IN2}	-0.3	15	N/
Continuous	All		-0.5	15	v
VS+1, VS+2, SMBALERT#	All		-0.3	7	V
CLK, DATA, SYNC	All		-0.3	3.6	V
Operating Ambient Temperature	All	T _A	-40	85	°C
(see Thermal Considerations section)	-D Version	TA	-40	105	°C
Storage Temperature	All	T _{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	$V_{\text{IN1}} \text{ and } V_{\text{IN2}}$	4.5		14.4	V _{dc}
Maximum Input Current (V _{IN} =3V to 14.4V, I _O =I _{O, max})	All	I _{IN1,max} & I _{IN2,max}			12	A _{dc}
Input No Load Current	$V_{O,set}$ = 0.6 V_{dc}	I _{IN1,No load} & I _{IN2,No load}		40		mA
(V _{IN} = 12V _{dc} , I _O = 0, module enabled)	$V_{O,set}$ = 5.5 V_{dc}	I _{IN1,No load} & I _{IN2,No load}		140		mA
Input Stand-by Current (V _{IN} = 12V _{dc} , module disabled)	All	I _{IN1,stand-by} & I _{IN2,stand-by}		14		mA
Inrush Transient	All	I1 ² t & I2 ^{2t}			1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1µH source impedance; V _{IN} =4.5 to 14V, I _o = I _{omax} ; See Test Configurations)	All	Both Inputs		25		mAp-p
Input Ripple Rejection (120Hz)	All	Both Inputs		-68		dB
Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage)	All	V _{01,Set} & V _{02,Set}	-1.0		+1.0	%V _{o set}
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	V _{O1,Set} & V _{O2,Set}	-3.0	_	+3.0	%V _{o set}
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section) *0.51V possible through PMBus command	All	V ₀₁ & V ₀₂	0.6*		5.5	V _{dc}
PMBus Adjustable Output Voltage Range	All	V ₀₁ ,adj, V ₀₂ ,adj	-15	0	+10	%V _{o set}
PMBus Output Voltage Adjustment Step Size	All	Both Outputs	0.4			%V _{o set}
Remote Sense Range	All	Both Outputs			0.5	V _{dc}
Output Regulation (for V _O ≥ 2.5V _{dc}) Line (V _{IN} =V _{IN, min} to V _{IN, max}) Load (I _O =I _{O, min} to I _{O, max})	All All	Both Outputs Both Outputs Both Outputs			+0.4 10	%V _{o set} mV
Output Regulation (for V _O < 2.5V _{dc}) Line (V _{IN} =V _{IN} , _{min} to V _{IN} , _{max}) Load (I _O =I _O , _{min} to I _O , _{max}) Temperature (T _{ref} =T _{A, min} to T _{A, max})	All All All	Both Outputs Both Outputs Both Outputs			5 10 0.4	mV mV %V _{o set}

© 2023 OmniOn Power Inc. All rights reserved.



Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Input Noise on nominal output at 25°C						
$(V_{IN}=V_{IN}, nom and I_0=I_0, min to I_0, max Cin = 2x1x4.7nF(or)$						
equiv.) + 2x2x22uFceramic + 2x470uFelectrolytic		Both				
Peak-to-Peak (Full Bandwidth)	All	Inputs		360		mV _{pk-pk}
Output Ripple and Noise on nominal output at 25°C						
$(V_{IN}=V_{IN}, nom and I_{O}=I_{O, min} to I_{O, max} CO =$						
2X4.7nF+2x47µFper output)	A 11			50		
Peak-to-Peak (5Hz to 20MHz bandwidth)	All All			50 30		mV_{pk-pk}
RMS (5Hz to 20MHz bandwidth) Output Ripple and Noise on nominal output at 25°C	All			30		mV _{rms}
$(V_{IN}=V_{IN}, \text{ nom and } I_O=I_{O, \min} \text{ to } I_{O, \max} \text{ Co} = 2X4.7nF(or $						
$(v_{N}-v_{N})$, norm and $i\delta$ - $i\delta$, min to $i\delta$, max $co = 2X4.711$ (of equiv)+2x47µFper output)						
		Both		70		
Peak-to-Peak (Full bandwidth)(V₀≤1.2V₀)		Outputs		30		$\mathrm{mV}_{\mathrm{pk-pk}}$
Peak-to-Peak (Full bandwidth)(V₀≤1.2V₀)		Both		3%V₀		mV_{pk-pk}
		Outputs		J/0V0		TTTV pk-pk
RMS (Full bandwidth)	All	Both		30		mV _{rms}
		Outputs				
External Capacitance ¹						
Without the Tunable Loop™ ESR ≥ 1 mΩ	All	C	1.77		2x47	
With the Tunable Loop™	All	C _{O, max}	1x47	_	ZX47	μF
ESR $\ge 0.15 \text{ m}\Omega$	All	C _{O, max}			1000	μF
$ESR \ge 10 \text{ m}\Omega$	All	CO, max CO, max		_	5000	μF
Output Current (in either sink or source mode)	All	I _o	0		6X2	Adc
Output Current Limit Inception (Hiccup Mode)				150		04.1
(current limit does not operate in sink mode)	All	I _{O, lim}		150		% I _{o,max}
Output Short-Circuit Current				_		
(V₀≤250mV) (Hiccup Mode)	All	101, s/c,101, s/c		5		Arms
Efficiency	V _{O,set} = 0.6V _{dc}	η 1, η 2		79.3		%
V _{IN} = 12V _{dc} , T _A =25°C	$V_{O,set}$ = 1.2 V_{dc}	$\eta_{1,}\eta_{2}$		87.3		%
I _O =I _{O, max} , V _O = V _{O,set}	V _{O,set} = 1.8V _{dc}	$\eta_{1,}\eta_{2}$		90.3		%
	V _{O,set} = 2.5V _{dc}	$\eta_{1,}\eta_{2}$		92.1		%
	$V_{O,set} = 3.3 V_{dc}$	$\eta_{1,}\eta_{2}$		93.3		%
	$V_{O,set}$ = 5.0 V_{dc}	η 1, η 2		94.8		%
Switching Frequency	All	f _{sw}		500	—	kHz
Frequency Synchronization	All					
Synch Frequency (2 x f _{switch})				1000		kHz
Synchronization Frequency Range	All		-5%		+5%	
High-Level Input Voltage	All	V _{IH}	2.0			V
Low-Level Input Voltage	All	VIL			0.4	V
Minimum Pulse Width, SYNC	All	t _{sync}	100			ns
Maximum SYNC rise time	All	T _{sync_SH}			100	ns

¹External capacitors may require using the new Tunable Loop[™] feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop[™] section for details.

General Specifications

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (I ₀ =0.8I _{0, max,} T _A =40°C) Telecordia Issue 3 Method 1 Case 3	All		87,926,219		Hours
Weight		—	4.5 (0.16)	_	g (oz.)

Page 4



Feature Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal Interface		C, This C.		- 7 -	. Tax	
(V _{IN} =V _{IN} , _{min} to V _{IN} , _{max} ; open collector or equivalent, Signal						
referenced to GND)						
Device Code with no suffix – Negative Logic (See Ordering						
Information)						
(On/OFF pin is open collector/drain logic input with						
external pull-up resistor; signal referenced to GND)						
Logic High (Module OFF)	A 11				-	
Input High Current Input High Voltage	All All	I _{IH1,} I _{IH2} V _{IH1} , V _{IH2}	2] V _{IN.max}	mA V _{dc}
Logic Low (Module ON)	All	VIHI, VIH2	2		♥IN,max	V dc
Input low Current	All	I11. I11.2		_	20	μA
Input Low Voltage	All	VILI, VIL2	-0.2		0.6	V _{dc}
Turn-On Delay and Rise Times						
$(V_{IN}=V_{IN, nom}, I_O=I_{O, max}, V_O$ to within ±1% of steady state)						
Case 1: On/Off input is enabled and then input power is	A 11	T _{delay1,}		2		
applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_0 = 10\%$ of	All	T _{delay2}		2		msec
Vo, set)						
Case 2: Input power is applied for at least one second and then		_				
the On/Off input is enabled (delay from instant at	All	T _{delay1,}	_	800		µsec
which Von/Off is enabled until $V_0 = 10\%$ of $V_{0, set}$		T _{delay2}				
Output voltage Rise time (time for Vo to rise from		T _{risel} ,				
10% of V _{o, set} to 90% of V _{o, set})	All	T _{rise2} ,		6		msec
Output voltage overshoot						
$(T_A = 25^{\circ}C V_{IN} = V_{IN}, MIN to V_{IN}, max, I_O = I_O, min to I_O, max)$ With or		Both Outputs			3.0	%V _{o set}
without maximum external capacitance						
Over Temperature Protection		-		100		00
(See Thermal Considerations section)	All	T _{ref}		120		°C
PMBus Over Temperature Warning Threshold*	All	T _{WARN}		115		°C
Input Undervoltage Lockout						
Turn-on Threshold	All	Both Inputs			4.5	V _{dc}
Turn-off Threshold	All	Both Inputs			4.25	V _{dc}
Hysteresis	All	Both Inputs	0.15	0.2	7.20	V _{dc}
PMBus Adjustable Input Under Voltage Lockout Thresholds	All	Both Inputs	4	0.2	14	V _{dc}
Resolution of Adjustable Input Under Voltage Threshold	All	Both Inputs	4		250	mV
	All	Bothinputs			250	111V
PGOOD (Power Good)						
Signal Interface Open Drain, V _{supply} £ 5VDC	11.4			100 77		0() (
Overvoltage threshold for PGOOD ON	All	Both Outputs		108.33		%V _{O, set}
Overvoltage threshold for PGOOD OFF	All	Both Outputs		112.5		%V _{O, set}
Undervoltage threshold for PGOOD ON	All	Both Outputs		91.67		$\%V_{O,set}$
Undervoltage threshold for PGOOD OFF	All	Both Outputs		87.5		$\%V_{O,set}$
Pulldown resistance of PGOOD pin	All	Both Outputs		40	70	Ω
Sink current capability into PGOOD pin	All	Both Outputs			5	mA

* Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning



Digital Interface Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		V _{IH}	2.1			V
Input Low Voltage (CLK, DATA)		VIL			0.8	V
Input high level current (CLK, DATA)		Iн	-10		10	μA
Input low level current (CLK, DATA)		I _{IL}	-10		10	mΑ
Output Low Voltage (CLK, DATA, SMBALERT#)	I _{out} =2mA	V _{OL}			0.4	V
Output high level open drain leakage current (DATA,SMBALERT#)	V _{OUT} =3.6V	I _{он}	0		10	μA
Pin capacitance		Co		0	1	рF
PMBus Operating frequency range	Slave Mode	F _{PMB}	10		400	kHz
Data hold time	Receive Mode	+	0			50
Data noid time	Transmit Mode	t _{hd:dat}	300			ns
Data setup time		t _{su:DAT}	250			ns
Measurement System Characteristics						
Output current measurement range		I _{RNG}	0		9	А
Output current measurement accuracy (at 25°C)		I _{ACC}			±l	А
V _{out} measurement range		V _{OUT(rng)}	0.5		5.8	V
V _{out} measurement accuracy			-2		2	%



Characteristic Curves

The following figures provide typical characteristics for the 2x6A Digital MicroDlynx[™] at 0.6V_o and 25°C




Figure 1. Converter Efficiency verses output current




Figure 3. Typical output ripple and noise (Co= 2×4.7nF+2×47uF ceramic, V_{IN} = 12V, Io = Io_{1,max}, Io_{2,max}).




Figure 5. Typical Start-up Using On/Off Voltage (V_{IN} = 12V, I_o = I_{o1,max}, I_{o2,max}).




Figure 2. Derating Output Current verses Ambient Temperature and Airflow.




Figure 4. Transient Response to Dynamic Load Change from 50% to 100% on one output at 12V_{in}, C_{out}=3x47uF+3x330uF, C_{Tune}=12nF, R_{Tune}=300Ω





Figure 6. Typical Start-up Using Input Voltage (V_{IN} = 12V,


 $I_o = I_{o1,max}, I_{o2,max}$



Characteristic Curves (continued)


The following figures provide typical characteristics for the 2x6A Digital MicroDlynx™ at 1.2V₀ and 25°C





TIME, t (1 µs/div)

Figure 9. Typical output ripple and noise(Co= $2 \times 4.7nF + 2 \times 47uF$ ceramic, $V_{IN} = 12V$, $I_o = I_{o1,max, Io2,max}$).










Figure 8. Derating Output Current verses Ambient Temperature and Airflow.








Figure 12. Typical Start-up Using Input Voltage (V_{IN} = 12V, I_o = Io1,max, Io2,max).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 2x6A Digital MicroDlynx™ at 1.8V₀ and 25°C




Figure 13. Converter Efficiency verses output current




Figure 15. Typical output ripple and noise (Co= 2×4.7nF+2×47uF ceramic, V_{IN} = 12V, I_o = I_{o1,max}, I_{o2,max}).




Figure 17. Typical Start-up Using On/Off Voltage (V_{IN} = 12V, I_o = I_{o1,max}, I_{o2,max}).




Figure 14. Derating Output Current verses Ambient Temperature and Airflow.





Figure 16. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12V_{in}, C_{out} = 3x47uF + 2x330uF, C_{Tune} = $1800pF \& R_{Tune} = 300\Omega$







Characteristic Curves (continued)

The following figures provide typical characteristics for the 2x6A Digital MicroDlynx[™] at 2.5V₀ and 25°C




Figure 19. Converter Efficiency verses output current





Figure 21. Typical output ripple and noise (Co= 2×4.7nF+2×47uF ceramic, V_{IN} = 12V, Io = Io1,max, Io2,max).






Figure 20. Derating Output Current verses Ambient Temperature and Airflow.




Figure 22. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12V_{in}, C_{out} = 2x47uF + 1x330uF, C_{Tune} = 1500pF & R_{Tune} = 300Ω




Figure 24. Typical Start-up Using Input Voltage (V_{IN} = 12V, I_o = I_{olimax}, I_{o2,max}).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 2x6A Digital MicroDlynx[™] at 3.3V₀ and 25°C






Figure 25. Converter Efficiency verses output current



TIME, t (1µs/div)

Figure 27. Typical output ripple and noise (Co= 2×4.7nF+2×47uF ceramic, V_{IN} = 12V, I_o = I_{o1,max}, I_{o2,max}).






Figure 26. Derating Output Current verses Ambient Temperature and Airflow.




Figure 28. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 2x47uF + 1x330uF, C_{Tune} = $1200pF \& R_{Tune} = 300\Omega$




Figure 30. Typical Start-up Using Input Voltage (V_{IN} = 12V, I_o = Io1,max, Io2,max).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 2x6A Digital MicroDlynx™ at 5V₀ and 25°C




Figure 31. Converter Efficiency verses output current





Figure 33. Typical output ripple and noise (Co= 2×4.7nF+2×47uF ceramic, V_{IN} = 12V, Io = Io1,max, Io2,max).






Figure 32. Derating Output Current verses Ambient Temperature and Airflow.




Figure 34. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 4x47uF + 1x330uF, C_{Tune} = $470pF \& R_{Tune} = 300\Omega$




Figure 36. Typical Start-up Using Input Voltage (V_{IN} = 12V, I_o = lo1_Jmax, lo2,max).



Design Considerations

Input Filtering

The2 × 6A Digital Dual MicroDlynx[™] module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at2 x 6A of load current with 2x22 μ F or 4x22 μ F ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with $2x22 \ \mu F$ or $4x22 \ \mu F$ ceramic capacitors at the input (2 x 6A load). Input voltage is 12V Scope BW: 20MHZ

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 22 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitorsare recommended to improve the dynamic response of the module. Figure 38 provides output ripple information for different external capacitance values at various Vo and a full load current of 2 x 6A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop[™] feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with total external 4x47 μ F or 6x47 μ F ceramic capacitors at the output (2 x 6A load). Input voltage is 12V. Scope BW: 20MHz

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL* 62368-1 and CAN/CSA+ C22.2 No. 62368-1 Recognized, DIN VDE 0868- 1/ All:2017 (EN62368-1:2014/All:2017)

For the converter output to be considered meeting the Requirements of safety extra-low voltage (SELV) or ESI, the input must meet SELV/ESI requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fast-acting fuse with a maximum rating of 15 A in the positive input lead.



Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

Analog On/Off


The2 × 6A Digital Dual MicroDlynx[™] power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor is in the OFF state, the internal transistor QI is turned ON, and the internal PWM Enable# signal (normally low) is pulled low causing the module to be ON. When ext. transistor is turned ON, the On/Off pin is pulled low, and the internal PWM Enable# signal (normally low) is pulled high and the module is OFF. For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. When external transistor is in the OFF state, the On/Off pin is pulled high, transistor QI is turned ON and the internal PWM Enable signal is pulled low and the module is OFF. To turn the module ON, the external transistor is turned ON pulling the On/Off pin low, turning transistor Q1 OFF resulting in the PWM Enable pin going high and the module turns ON

Digital On/Off

Please see the Digital Feature Descriptions section.

Output 1



Output 2





Figure 39. Circuit configuration for using positive On/Off logic.

Output 1








Figure 40. Circuit configuration for using negative On/Off logic.



Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The output voltage of each output of the module can be programmable to any voltage from 0.6dc to 5.5Vdc by connecting a resistor between the 2 Trims and SIG_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 1. The Upper Limit curve shows that for output voltages lower than IV, the input voltage must be lower than the maximum of 14.4V. If the module can operate at 14.4V below IV then that is preferable over the existing upper curve. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 4.5V.






Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution – Do not connect SIG_GND to GND elsewhere in the layout

Figure 42. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, the output of the module will be 0.6Vdc. To calculate the value of the trim resistor, R_{trim} for a desired output voltage, should be as per the following equation:



 R_{trim} is the external resistor in $k\Omega$

 $V_{\rm O}$ is the desired output voltage.

Table 1 provides R_{trim} values required for some common output voltages.

R _{trim} (KΩ)
Open
40
30
20
13.33
10
6.316
4.444
2.727

Table 1

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-) for each of the 2 outputs. The voltage drop between the sense pins and the V_{OUT} and GND pins of the module should not exceed 0.5V. If there is an inductor being used on the module output, then the tunable loop feature of the module should be used to ensure module stability with the proposed sense point location. If the simulation tools and loop feature of the module are not being used, then the remote sense should always be connected before the inductor. The sense trace should also be kept away from potentially noisy areas of the board


Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, R_{margin-up}, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R_{margin-down}, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit



Analog Voltage Margining (continued)

configuration for output voltage margining. The POL Programming Tool, available at <u>omnionpower.com</u> under the Downloads section, also calculates the values of _{Rmargin-up} and R_{margin-down} for a specific output voltage and % margin. Please consult your local OmniOn technical representative for additional details.






Figure 43. Circuit Configuration for margining Output voltage.

Digital Output Voltage Margining

Please see the Digital Feature Descriptions section.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal currentlimiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Page 16

© 2023 OmniOn Power Inc. All rights reserved.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of 135°C(typ) is exceeded at the thermal reference point T_{ref} . Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Digitally Adjustable Input Undervoltage Lockout

Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The module switches at half the SYNC frequency. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module will free run at the default switching frequency. If synchronization is not being used, connect the SYNC pin to SIG_GND.




Figure 44. External source connections to synchronize switching frequency of the module.



Measuring Output Current, Output Voltage and Temperature

Please see the Digital Feature Descriptions section.

Tunable Loop™

The module has a feature that optimizes transient response of the module called Tunable Loop™.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop[™] allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop[™] is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 45. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure. 45. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Table 2. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module.

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 3A to 6A step change (50% of full load), with an input voltage of 12V.

Please contact your OmniOn technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

C。	2x47µF	4x47µF	6x47µF	10x47µF	20x47µF
R _{TUNE}	300	300	300	300	300
C _{TUNE}	220pF	1000pF	1500pF	2700pF	3900pF

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for V_{in} =12V and various external ceramic capacitor combinations.

V。	5V	3.3V	2.5V	1.8V	1.2V	0.6V
		2x47µF	2x47µF	3x47µF	3x47µF	3x47µF
6	1	+	+	+	+	+
Co	4x47µf	ззоμг				3x330µF
		Polymer	Polymer	Polymer	Polymer	Polymer
R _{TUNE}	300	300	300	300	300	237
CTUNE	470pF	1500pF	1500pF	1800pF	2700pF	12nF
ΔV	69mV	31mV	30mV	27mV	18mV	9mV

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of V_{out} for a 6A step load with V_{in} =12V

Note: The capacitors used in the Tunable Loop tables are 47 $\mu\text{F}/2~m\Omega$ ESR ceramic and 330 $\mu\text{F}/9~m\Omega$ ESR polymer capacitors.



Digital Feature Descriptions

PMBus Interface Capability

The 2 × 6A Digital Dual MicroDlynx[™] power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from www.pmbus.org. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by Value = Mantissa x 2 ^{Exponent}

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to SIG_GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45, 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Digit	Resistor Value (K Ω)
0	11
1	18.7
2	27.4
3	38.3
4	53.6
5	82.5
6	127
7	187

Table 4

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, smbus.org.




Figure 46. Circuit showing connection of resistors used to set the PMBus address of the module.



PAGE

Both the outputs of the module can be configured, controlled and monitored through only one physical address

Format	Unsigned Binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r	r	r	r	r	r	r/w
Function	PA	Х	Х	Х	Х	Х	Х	PO
Default Value	0	Х	Х	Х	Х	Х	Х	0

PAGE Command Truth Table

PA	P0	Logic Results
0	0	All Commands address first output
0	1	All Commands address second output
1	0	Illegal input, Ignore write
1	1	All Commands address both outputs

If PAGE=11, then any read commands affect the first channel. Any value to ready-only registers is ignored.

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

- 0 : Output is disabled
- 1 : Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r	r
Function	PU	CMD	CPR	POL	СРА
Default Value	1	0	1	1	0

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

Bit Value	Action
0	Module powers up any time power is present
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

CMD: The CMD bit controls how the device responds to the OPERATION command.

Bit Value	Action
0	Module ignores the ON bit in the OPERATIONcommand
1	Module responds to the ON bit in the

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

Bit Value	Action	
0	Module ignores the analog ON/OFF pin, i.e.ON/OFF is only controlled through the PMBUS via the	
1	Module requires the analog ON/OFF pin to be asserted to start the unit	

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

PMBus Adjustable Soft Start Rise Time

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.


Rise Time	Exponent	Mantissa
600µs	11100	0000001010
900µs	11100	0000001110
1.2ms	11100	00000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

Table 5



Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by R_{Trim} and a 20k Ω upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage VREF is be nominally set at 600mV, and the output regulation voltage is then given by:



Hence the module output voltages shall be dependent on the value of RTrim1 and Rtrim2 which are connected external to the module.

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage can be specified using the "Linear" format and two bytes. The exponent is fixed at -9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage(600mV) in 2mV steps. Permissible values range from - 120mV to +60mV

When PMBus commands are used to trim or margin the output voltage, the value of VREF is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module can be adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode with the exponent fixed at –9 (decimal). The value of the offset voltage shall be given by

V_{REF(offset) =} VREF _TRIM x 2⁻⁹

This offset voltage shall be added to the voltage set through the divider ratio and nominal VREF to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

- The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.
- Divider Ratio = V_{ref}/V_{out} = 0.6/1.8 = 0.33
- Hence a 20mV change at 1.8V_o requires a 0.33x20mV = 6.6mV change in the reference voltage.
- Vref(offset) = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- V_{ref(offset)} = V_{ref_Trim} x 2 ⁻⁹
- V_{ref_Trim} = Vref(_{offset}) x 512
- V_{ref_Trim} = -0.0066 x 512 = -3.3 = -3 (rounded to nearest integer)

Output Voltage Margining Using the PMBus

Each output of the module can also have its output voltage margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH shall set the margin high voltage, while the command STEP_VREF_MARGIN_LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_HIGH and STEP_VREF_MARGIN_LOW commands shall use the "Linear" mode with the exponent fixed at -9 (decimal). Two bytes shall be used for the mantissa with the upper bit [7] of the high byte shall be fixed at 0. The actual margined output voltage shall be a combination of the STEP_VREF_MARGIN_HIGH or STEP_VREF_MARGIN_LOW and the VREF_TRIM values as shown below. The net permissible voltage range change shall be -30% to +10% for the margin high command and -20% to 0% for the margin low command

$V_{\text{REF}(MH)} =$

(STEP_VREF_MARGIN_HIGH + VREF_TRIM) x 2-9

Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of Vo).

- The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.
- Divider Ratio = V_{ref}/V_{out} = 0.6/1.2 = 0.5
- Hence a 100mV change at 1.2V_o requires a 0.5x100mV = 50mV change in the reference voltage.



- V_{REF(MH)} = (50)/1000 = 0.05 Volts
- V_{REF(MH)} = (Step_V_{ref_margin_high} + _{Vref_}trim) x 2 -9
- Assume V_{ref_Trim} = 0 here
- Step_V_{ref_margin_high} = V_{REF(MH)} x 512
- Step_V_{ref_margin_high} = 0.05 x 25.6 = 26 (rounded to nearest integer)

V_{REF(ML)} =

(STEP _VREF _ MARGIN _ LOW + VREF _ TRIM) x 2-9

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed up by 100mV (within –20% of Vo).

- The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.
- Divider Ratio = V_{ref}/V_{out} = 0.6/1.8 = 0.33
- Hence a 100mV change at 1.2Vo requires a 0.33x100mV = 33mV change in the reference voltage.
- V_{REF(MH)} = -(33)/1000 = -0.033 Volts (- sign since we are margining down)
- V_{REF(ML)} = (Step_V_{ref_margin_low} + V_{ref_trim}) x 2 ⁻⁹
- Assume V_{ref_Trim} = 3 here (from V _{Ref_Trim} example earlier)
- Step_V_{ref_margin_low} = V_{REF(ML)} x 512 V_{ref_trim}
- Step_V_{ref_margin_low} = -0.033 x 512 (-3)
 = -16.9+3 =-13.9 = -14 (rounded to nearest integer)

The module will support the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

00XX:	Margin Off
0101 :	Margin Low (Act on Fault)
0110 :	Margin Low (Act on Fault)
1001 :	Margin High (Act on Fault)
1010 :	Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter

IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at –1 (decimal). The

upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command shall use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte shall represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte shall represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) shall be used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) for each output signal that shall be implemented with an open -drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal shall be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds shall be user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold shall be set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command shall set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command shall set the level above which the PGOOD command is de-asserted. This command shall also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold shall be set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value $100K\Omega$) to a source of 5VDC or lower. The current through the PGood terminal should be limited to a max value of 5mA



PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command shall set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command, possible values are 4.25V to 15.75V in 0.5V steps. If other values are entered for either command, they shall be mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits shall represent the exponent (fixed at -2) and the remaining 11 bits shall represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current and Voltage

The module is capable of measuring key module parameters such as output current and voltage for each output and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –15 (decimal). The

remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA.

The READ_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus

The module provides output voltage information using the READ_VOUT command for each output. In this module the output voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command shall return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS_BYTE : Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

Low Byte

STATUS_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

High Byte



Bit Position	Flag	Default Value
7	VOUT fault or warning	0
6	IOUT fault or warning	0
5	Х	0
4	MFR	0
3	POWER_GOOD# (is negated)	0
2	Х	0
1	Х	0
0	Х	0

STATUS_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	Х	0
5	Х	0
4	VOUT UV Fault	0
3	Х	0
2	Х	0
1	Х	0
0	X	0

STATUS_IOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	Х	0
5	IOUT OC Warning	0
4	Х	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	Х	0
4	Х	0
3	Х	0
2	Х	0
1	X	0
0	Х	0

STATUS_CML : Returns one byte of information relating to the status of the module's communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Command	0
5	Packet Error Check Failed	0
4	Memory Fault Detected	0
3	Х	0
2	Х	0
1	Other Communication	0
0	Х	0

MFR_VIN_MIN : Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR_VOUT_MIN : Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in two's complement format – fixed at 614)

MFR_SPECIFIC_00 : Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (001111 corresponds to the UDXS0606 series of module), while bits [7:3] indicate the revision number of the module.

Bit Position	Flag	Default Value
7:2	Module Name	001001
1:0	Reserved	10

Low Byte

Bit Position	Flag	Default Value
7:3	Module Revision Number	None
2:0	Reserved	000

High Byte



Summary of Supported PMBus Commands

Please refer to the PMBus 1.1 specification for more details of these commands.

Hex Code	Command			Brie	ef Deso	riptio	n				Non-Volatile Memory Storage
		Ability to co						output	: by us	ing	
		only one ph	-	dress o	f the m						
		Forma		7 6				Binary		0	
		Bit Posit Access		7 <u>6</u> wr	5 r	4 r	3 r	2 r	1 r	0 r/w	-
		Functio			X	X	X	X	X	PO	-
		Default V) x	Х	х	х	х	Х	0	
00	DAGE	PAGE Command Truth Table									
00	PAGE	PA PO Logic Results									
		0	0	ŀ	All Com	nmanc	ls add	ress fir	st out	out	
		0	1	Al	Comn	nands	addre	ss seco	ond ou	ltput	
		1									
		1									
		Turn Modul									
		Turn Modul	ige								
		Format	t			Unsi	gned	Binary	/		
		Bit Positio			5	4	3	2	1	0	
		Access Functior	r/v N OI		r/w	r/w Ma	r/w argin	r/w	r X	r X	
		Default Va	_		0	0	0	0	X	X	
01	OPERATION	Bit 7: 0 Out	out swite	hing di	sabled						
		1 Outp	out switc	hing en	abled						
		Margin: 00>	X Margi	n Off							
		010	1 Margin	Low (A	ct on f	ault)					
		0110) Margin	Low (A	ct on fa	ault)					
		100	1 Margin	High (A	Act on f	ault)					
) Margin								
		Configures					a com	oinatic	on of a	nalog	
		ON/OFF pir	and PM	BUS COL	nmano	JS					
		Format Unsigned Binary									
02	ON_OFF_CONFIG	Bit Position 7 6 5 4 3 2 1 0 Access r r r r/w r/w r/w r/w r							YES		
02		Access Function		r X	r X	r/w pu	r/w cmd	r/w cpr	r/w pol	r	
		Default Va		0	0	1	0	1	1	cpa O	
		Refer to Pag				cmd, c	pr, po	and c	ра		
03	CLEAR_FAULTS	Clear any fa SMBALERT								е	

Table 6 (continued)



Summary of Supported PMBus Commands (continued)

Hex Code	Command	Non-Volatile Brief Description Memory Storag	
		Used to control writing to the module via PMBus. Copies the current register setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module	
		Format Unsigned Binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r/w r/w r/w x x x x x	
		Function bit7 bit6 bit5 x x x x	
		Default Value 0 0 0 x x x x x x	
10	WRITE_PROTECT	Bit5: 0 – Enables all writes as permitted in bit6 or bit7 YES	
		1 – Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0)	
		Bit 6: 0 – Enables all writes as permitted in bit5 or bit7	
		1 – Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0)	
		Bit7: 0 – Enables all writes as permitted in bit5 or bit6	
		1 – Disables all writes except for the WRITE_PROTECT command	
		(bit5 and bit6 must be 0)	
15	STORE_USER_ALL	Stores all of the current storable register settings in the EEPROM	_
		memory as the new defaults on power up Restores all of the storable register settings from the non-volatile	\neg
16	RESTORE_USER_ALL	memory (EEPROM). The command should not be used while the device is actively switching	
		This command helps the host system/GUI/CLI determine key	_
		capabilities of the module	
		Format Unsigned Binary	
		Bit Position 7 6 5 4 3 2 1 0	
19	CAPABILITY	Access r <td></td>	
		Default Value 0 0 1 1 1 0 0	
		PEC – 1 Supported	
		SPD -01 – max of 400kHZ	
		ALRT – 1 – SMBALERT# supported	
		The module has MODE set to Linear and Exponent set to -10. These	
		values cannot be changed	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
20	VOUT_MODE	Function Mode Exponent Default Value 0 0 1 0 1 1	
		Mode: Value fixed at 000, linear mode	
		Exponent: Value fixed at 10111, Exponent for linear mode values is -9	

Table 6 (continued)



Hex	Command			Driof	Dose	ription					Non-Volatile
Code	Command										Memory Storage
		Sets the value o	f input		-						
		Format		Linea	ir, two	's com	plem	ent b	inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function		E	xpone	ent			/antis		
		Default Value	1	1	1	1	0	0	0	0	
		Bit Position	7	6	5	4	3	2		0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
35	VIN_ON	Function	0		0	Mant	1			1 1	YES
55		Default Value Exponent -2 (de		0	0	I	0	0	0	1	TES
			c), lixe	a.							
		Mantissa		с: I							
		The upper four k				a vy lith	a dafa			fO	
		The lower seven (dec). This corre									
						. or -1 .2	J v . All	SvaD	ic val		
		• 4.25, in steps		•							
		• 9.5V to 13V in	incren	nents	of 0.5V						
		• 13V to 16V in i									
		Sets the value o	f input	t voltaç	ge at v	/hich t	he mo	dule	turns	off	
		Format		Linea	r, two'	s com	pleme	ent bi	nary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function		E>	kponer	nt		Μ	lantiss	sa	
		Default Value	1	1	1	1	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function	0		0	Manti	ssa				
36	VIN_OFF	Default Value Exponent -2 (de	0	0	0	0	I	0	0	0	YES
		Mantissa	c), lixe	a.							
				م الأنبير ما	at 0						
		The upper four k The lower seven				owith	a dofa	ult ve		fQ	
		(dec). This corres									
		 4.00, in steps 	•				•	mabh	e vara	es are	
		• 10.25V to 11.75	v in in	creme	nts of	U.5V					
		• 12V									
		• 13.75V to 16.75	in in	ncreme	ents of	1V					
		Returns the valu	ue of th	ne aair	n corre	ction t	erm u	sed to	o corr	ect	
		the measured o									
		Format				s com	nleme	nt hi	nary		
		Bit Position	7	6	5	<u>5 com</u> 4	3	2	1	0	
		Access	/ r	r r	s r	4 r	r	∠ r	r	r/W	
7.0					-		<u> </u>				
38	IOUT_CAL_GAIN	Function		Exp	ponent			Ma	ntissa	Э.	YES
		Default Value	1	0	0	0	1	0	0	V	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function		.,		Manti					
		Default Value	V:	: Variak	ole bas	ed on	tactor	y calil	oratio	n	



Summary of Supported PMBus Commands (continued)

Hex Code	Command			Brie	f Desc	riptior	١				Non-Volatile Memory Storage
		Returns the valu measured outpu			t corre	ction u	ised to	correc	t the		5000.50
		Format			ear, two				hary		
		Bit Position	7	6	5	4	3	2		0	
		Access	r	r	r	r	r	r/w	r	r	
39	IOUT_CAL_OFFSET	Function		Exp	onent	_			Man	tissa	YES
		Default Value		1	1	0	0	V	V	V	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function					tissa				
		Default Value		V: Vari	able ba	ased o	n facto	ry calib	ration		
		Sets the output	overcu				-			d)	
		Format		Linea	ar, two	's com	-		ary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
46	IOUT_OC_FAULT_LIMIT	Function	YES								
		Default Value	1	1	1	1	1	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Mant	issa				
	Value may be locked	Default Value	0	0	1	0	1	0	0	0	
47	OUT_OC_FAULT_RESPONSE	Default Value RS[2:0] – Retry S	IV) faul 7 r x 0 etting	t 6 r x 0	Un 5 r/w RS [2] 1	signec 4 r/w RS [1] 1	Binar 3 r/w RS [0] 1		1 r x 0	0 r x 0	YES
		000 Unit	does r	not atte	empt to	o resta	rt				
		111 Unit g						ntinuou	usly		
		Any othe		-					5		
		Sets the output					in A				
			3.5.60								
		Format		Line	ar, two	o's cor	_		nary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
<i>.</i> . ^		Function			Expone	ent			Mantis		
4A	IOUT_OC_WARN_LIMIT	Default Value		1	1	1	1	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w		r/w	r/w	r/w	
		Function	_	-	-		tissa		-		
		Default Value	0	0	1	0	0	1	1	0	
	Value may be locked										

Table 6 (continued)



Summary of Supported PMBus Commands (continued)

Hex Code	Command				Brief	Dese	criptio	n					Non-Volatile Memory Storage
		Sets the overtem	npera	ature	faul	t leve	el in °C						
		Format			Line	ar. tw	/o's co	mple	ment	bina	rv		
		Bit Position	7		6	5	4	3		2	1	0	
		Access	r		r	r	r	r		r	r	r	
(=		Function			Ехро	nent					Mant	issa	
4F	OT_FAULT_LIMIT	Default Value	0		0	0	0	0			0	0	YES
		Bit Position	7	_	6	5	4	3		2	1	0	
		Access	r/W	V r	/w	r/w	r/w			W	r/w	r/w	
		Function			- 1			ntissa	1				
	Value may be locked	Default Value	1		0	0	0	0]	1	1	
		Sets the over ten	nper										
		Format			Line	ar, tw	/o's co	mple	ment	bina	ry		
		Bit Position	7		6	5	4	3	2	2	1	0	
		Access	r		r	r	r	r		r	r	r	
51	OT_WARN_LIMIT	Function				onent					Man	tissa	YES
		Default Value	0		0	0	0	0			0	0	
		Bit Position	7		6	5	4	3			1	0	
		Access	r/W	V r	/w	r/w	r/w			w	r/w	r/w	
		Function			- 1		Ma	ntissa				-	
	Value may be locked	Default Value	0			1	I				0	1	
		Sets the rise time Supported Value instructs unit to	es – 0	.6, 0.	9, 1.2,	, 1.8, 2	2.7, 4.2,	6.0, 9	.0mse	c. Va			
		possible	DIIIG	91151	Juip		piogra			ie as	quic	niy as	
		Format			Line	ar. tw	o's co	mple	ment	bina	rv		
		Bit Position	7		6	5	4	3			1	0	
61	TON RISE	Access	r		r	r	r	r		r	r	r/w	YES TBD
		Function			Exp	onen	t				Mar	ntissa	
		Default Value	1		1	1	0	0			0	0	
		Bit Position	7		6	5	4	3			1	0	
		Access	r/W	V r	/w	r/w	r/w			w	r/w	r/w	
		Function					Ma	ntissa					
		Default Value	0		1	1	0	0	()	0	0	
		Returns one byte	e of ir	nforr	natio	on wi	th a su	mma	ry of t	he m	iost c	ritical	
		module faults											
		Format				Un	signed	l Bina	iry				
		Bit Position	7	6	5		4	3	2	1		0	
78	STATUS_BYTE	Access	r	r	r		r	r	r	r		r	
, 0			T			_{гт} Т,		171NI				one	
		Flag	x	OFF	VOU O		OUT_ OC	VIN_ U V	TEMP	СМ	L of	the	
											Ab	ove	
		Default Value	0	0	C)	0	0	0	0		0	

Table 6 (continued)



Hex Code	Command				Brief	Desc	riptior	۱				Non-Volatile Memory Storage		
		Returns two warning con			rmatior			-	the mo	odule	's fault/			
		Format	-	6		Uns	_	Binary	9	-				
		Bit Position		6	5		4	3	2	1	0			
		Access Flag	r VOUT	r IOUT, OUT	X	1	r MFR	r PGOOE	r X	r X				
79	STATUS_WORD	Default Value	0	0	0		0	0	0	0				
		Bit Position	7	6	5		4	3	2	1				
		Access	r	r	r		r	r	r	r				
		Flag	x	OFF			OUT_O C	VIN_UV	TEMP	СМL	None of the Above			
		Default Value	0	х	0		0	0	0	0	0			
			eturns one byte of information with the status of the module's output oltage related faults Format Unsigned Binary											
		Format												
7A	STATUS_VOUT	Bit Positio	n	7	6	5	4	3	2	1	0			
		Access		r	r	r	r	r	r	r	r			
I		Flag		UT_O			VOUT.		Х	Х				
		Default Val	ue	0	0	0	0	0	0	0	0			
7B		Returns one current relate Bit Positi Access Flag	ed fault on	ts ' IOU ⁻	7 r Г_ОС		nsigne 5 1 1001	d Binar		2 r	1 0 r r X X			
		Default Va	alue		ult D	0	War		0 0	0	0 0			
					-	U		I						
		Returns one temperature								ule's				
			ormat				Unsigr	ned Bina						
7D	STATUS_TEMPERATURE		Positior	n	7		6	5 4		2 1				
			ccess		r		r	r r	r	r r				
			-lag		[_FAUL] 0	-		X x 0 0		X X				
			ult Valu		•		0		-					
		Returns one communicat							e mod	ule'S				
		Format Bit Position	7		6	Unsi 5	gned 4	Binary 3	2	1	0			
		Access	/		r	r	r r		∠ r	r	r			
7E	STATUS_CML	Access					Merr			Othe				
		Flag	Inva		Invalid	PEC	fau		х	Com				
			Comm	hand	Data	Fail	deteo			Faul				
		Default Value	0		0	0	0		0	0	0			



Hex								_					Non-Vola	
Code	Command				Bri	ef Des	script	ion					Memor	
													Storage	
		Returns one b		f infor	matio	n with	ו the s	status	softhe	e moc	lule sp	pecific		
		faults or warni	ng											
		Format					signe							
		Bit Position	7	6	5		4	3	2	1		0		
		Access	r	r	r		r	r	r	r		r		
80	STATUS_MFR_SPECIFIC	Flag C Default	OTFI O	X 0	X 0			X 0	X 0	X	IWC	PH_EN		
		Value	0	0	0		0	0	0	0		0		
		OTFI – Internal	Tem	nerat	ure at		herm	al Sh	utdow	/n thre	shold	4		
		IVADDR – PME		-					acaov		2511010	4		
		TWOPH_EN -						+ h a r			t	tic fixed		
		at -9.	turns the value of the output voltage of the module. Exponent is fixed -9.											
			Format Linear, two's complement binary											
		Bit Position		7	6	5	4		3	2	1	0		
		Access		r	r	r	r		r	r	r	r		
8B	READ_VOUT	Function		·	-			antis		·		· · ·		
50		Default Valu	e	0	0	0	0	-	C	0	0	0		
		Bit Position		7	6	5	4		3	2	1	0		
		Access		r	r	r	r		r	r	r	r		
		Function						antis						
		Default Valu	е	0	0	0	0	(C	0	0	0		
		Returns the va	lue c	of the o	outpu	t curre	ent of	the r	nodul	е				
								_	_					
		Format Bit Position		7	6	ear, t	woʻs c		olemer 3	2	ary	0		
		Access		r	r	r	r		R	r	r	r		
00		Function			E	xpone					/antis			
8C	READ_IOUT	Default Valu		1	1		0		0	V	V	V		
		Bit Position Access		7 r	6 r	5 r	4		3 r	2 r	1 r	0 r		
		Function		I	I	<u> </u>		antis	•	I	I			
		Default Valu	е	V	V	V	V		V	V	V	0		
		V-Variable												
		Returns the va	lue c	fthe	extern	al ten	npera	ture i	n deg	ree Ce	elsius			
		Format				Li	near. I	wo's	com	oleme	ent bir	narv		
		Bit Position		7	6	5	4	3		2	1	0		
		Access		r	r	r	r	R		r	r	r		
		Function			Ex	poner	nt			M	antiss	а		
8E	READ_TEMPERATURE_2			0	0	0	0	0			V	V		
		Bit Position		7	6	5	4	3	2	2	1	0		
		Access	\square	r	r	r	r	r		r	r	r		
		Function	-					antis		, 1				
		Default Value	е	V	V	V	V	V	\	\checkmark	V	0		
		V - Variable												
		Returns one b	yte ir	ndicati	ing th	e moc	Jule is	com	pliant	to PN	1Bus S	Spec. 1.1		
		(read only)												
98	PMBUS_REVISION	Format					Un		ed Bir					
50	FINDUS_REVISION	Bit Pos			7	6	5	4	3	2	1	0		
		Acce	ess		r	r	r	r	r	r	r	r		
		Default			0	0	0	-	0	0	0	-		



Hex Code	Command			Br	ief Des	criptio	'n				Non-Volatile Memory Storage
		Returns module ı	name i	nform	ation						j -
		Format				Unsie	gned B	inary			
		Bit Position	7	6	5	4	3		2	1 0	
		Access	r	r	r	r	r			r r	
		Function				Res	erved				
DO	MFR_SPECIFIC_00	Default Value	0	0	0	0	0	C) (0 C	YES
		Bit Position	7	6	5	4	3	2	2	1 0	
		Access	r	r	r	r	r	r	-	r r	
		Function			Modu	ile Nar	ne		R	eserved	
		Default Value	0	0	1	1	1	1		1 0	
		Applies a fixed off +10% in 2mV step +60mV. The offse (dec) Format	s. Pern t is calo	nissible culated Lir	e values d as VR near, tw	s range EF_TRI vo's co	e betwe Mx2 ⁻⁹ . E mplem	en -12(Expone	OmV a ent fixe	nd :d at -9	
		Bit Position	7	6	5	4	3	2	1	0	
D4	VREF_TRIM	Access	r/w	r	r	r	r	r	r	r	YES
		Function			1	-	ntissa		1		
		Default Value	V	V	V	V	V 7	V	V	V	
		Bit Position	7	6	5	4	3	2		0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function Default Value	V	V	V	v v	ntissa v	V	V	V	
		Applies a fixed of									
D5		in 2mV steps. Per offset is calculate Exponent fixed at adjustment and r Format Bit Position Access Function Default Value Bit Position Access Function Default Value	missib d as (S t -9(deo	le valu TEP_V c). Net from -	es rang REF_M, output	e betw ARGIN voltag 10% 4 ro's co 4 r Mar v 4 r/w	/een Or _HIGH · e inclue	nV and + VREF des VR	d +60m TRIM EF_TR	nV. The)x2 ⁻⁹ .	YES
		Applies a fixed ne 20% to 0% in 2m\ 0m\/) The offset is	/ steps	Perm	issible	/alues	range k	petwee	en -120		
D6		0mV) The offset is VREF_TRIM)x2 ⁻⁹ .E VREF_TRIM adjus Bit Position Access Function Default Value Bit Position Access Function Default Value	xpone stment 7 r e v 7 r	nt fixed and ra Lin 6 r v 6 v r	d at -9(anges fi ear, tw 5 r v 5 5 r/w	dec). N om -30 o's cor 4 r Man V 4 r/w	et outp 0% to 10	v volt	age in nary 1 r V 1	o r v o r/w v	YES



Summary of Supported PMBus Commands (continued)

Hex Code	Command				E	Srief	Desc	riptio	n				Non-Volatil Memory Storage
		Single co VOUT_OV										nd	
		For	mat				Un	signe	d Bina	iry			
		Bit Po	osition	7	6	5	4	3	2	1		0	
		Ace	cess	r	r	r	r	r	r	r/w	/	r/w	
			ction	Х	Х	Х	Х	Х			ASB PC	T_LSB	
		Defau	t Value	0	Х	Х	Х	Х	Х	Х		0	
D7	PCT_VOUT_FAULT_PG_LI MIT	PAGE Cor PCT_M SB	PCT_LS	B UV	(0/)	PC	(%)	PGL HIGH(-8.3)	(%) HIC	PGH 5H (%) 12,5	PGH LOW (%) 8,33	OV (%) 16.67	
		0	1	-1	2.5	-8.	33	-4.17	7 8	3.33	4.17	12.5	
		1	0	-2	9.17	-20	.83	-16.6		3.33	4.17	12.5	
		1	1	-4	1.67	-37	'.5	-33.3	3 8	3.33	4.17	12.5	
		Used to se Values ca	n range				are a	ı mult	iple of	TON_I			
	SEQUENCE_TON_TOFF_D	Forn						signe	d Bina				
D8		BIT POS		7	6		5	4	3	2	1	0	
		Acce		r/w	r/∨		r/w	r	r/w	r/W		r	
		Func			DN_D	1				FF_DE			
		Default	Value	0	0		0	0	0	0	0	0	

Table 6



Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 47. The preferred airflow direction for the module is in Figure 48. The thermal reference points, Tref used in the specifications are also shown in Figure 49. For reliable operation the temperatures at these points should not exceed 120°C. The output power of the module should not exceed the rated power of the module ($V_{o,set} \times I_{o,max}$).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 47. Thermal Test Setup.




Figure 48. Preferred airflow direction and location of hot- spot of the module (T_{ref}).



Shock and Vibration

The ruggedized (-D version) of the modules are designed to withstand elevated levels of shock and vibration to be able to operate in harsh environments. The ruggedized modules have been successfully tested to the following conditions:

Non operating random vibration:

Random vibration tests conducted at 25C, 10 to 2000Hz, for 30 minutes each level, starting from 30Grms (Z axis) and up to 50Grms (Z axis). The units were then subjected to two more tests of 50Grms at 30 minutes each for a total of 90 minutes.

Operating shock to 40G per Mil Std. 810G, Method 516.4 Procedure :

The modules were tested in opposing directions along each of three orthogonal axes, with waveform and amplitude of the shock impulse characteristics as follows:

All shocks were half sine pulses, 11 milliseconds (ms) in duration in all 3 axes.

Units were tested to the Functional Shock Test of MIL-STD-810, Method 516.4, Procedure I - Figure 516.4-4. A shock magnitude of 40G was utilized. The operational units were subjected to three shocks in each direction along three axes for a total of eighteen shocks.

Operating vibration per Mil Std 810G, Method 514.5 Procedure I:

The ruggedized (-D version) modules are designed and tested to vibration levels as outlined in MIL-STD-810G, Method 514.5, and Procedure 1, using the Power Spectral Density (PSD) profiles as shown in Table 7 and Table 8 for all axes. Full compliance with performance specifications was required during the performance test. No damage was allowed to the module and full compliance to performance specifications was required when the endurance environment was removed. The module was tested per MIL-STD-810, Method 514.5, Procedure I, for functional (performance) and endurance random vibration using the performance and endurance levels shown in Table 7 and Table 8 for all axes. The performance test has been split, with one half accomplished before the endurance test and one half after the endurance test (in each axis). The duration of the performance test was at least 16 minutes total per axis and at least 120 minutes total per axis for the endurance test. The endurance test period was 2 hours minimum per axis.

Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	1.14E-03	170	2.54E-03	690	1.03E-03
30	5.96E-03	230	3.70E-03	800	7.29E-03
40	9.53E-04	290	7.99E-04	890	1.00E-03
50	2.08E-03	340	1.12E-02	1070	2.67E-03
90	2.08E-03	370	1.12E-02	1240	1.08E-03
110	7.05E-04	430	8.84E-04	1550	2.54E-03
130	5.00E-03	490	1.54E-03	1780	2.88E-03
140	8.20E-04	560	5.62E-04	2000	5.62E-04

Table 7: Performance Vibration Qualification - All Axes

Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	0.00803	170	0.01795	690	0.00727
30	0.04216	230	0.02616	800	0.05155
40	0.00674	290	0.00565	890	0.00709
50	0.01468	340	0.07901	1070	0.01887
90	0.01468	370	0.07901	1240	0.00764
110	0.00498	430	0.00625	1550	0.01795
130	0.03536	490	0.01086	1780	0.02035
140	0.0058	560	0.00398	2000	0.00398

Table 8: Endurance Vibration Qualification - All Axes




Example Application Circuit

Requirements:

V _{in} :	12V
V _{out} :	1.8V
l _{out} :	2 X 4.5A max., worst case load transient is from 3A to 4.5A
ΔV_{out} :	1.5% of V_{out} (27mV) for worst case load transient

V_{in}, ripple 1.5% of V_{in} (180mV, p-p)



- CII Decoupling cap 4x0.1µF/16V, 0402 size ceramic capacitor
- CI2 4x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
- Cl3 470µF/16V bulk electrolytic

NA

- CO1 Decoupling cap 2x0.1µF/16V 0402 size ceramic capacitor
- CO2 3 x 47µF/6.3V 1210 ceramic capacitors (e.g. Murata GRM31CR60J476ME19)
- CO3 NA
- CO4 Decoupling cap 2x0.1µF/16V, 0402 size ceramic capacitor
- CO5 3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)
- CO6
- CTune1 1500pF ceramic capacitor (can be 1206, 0805 or 0603 size)
- RTunel 300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
- RTrim1 10kΩ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)
- CTune2 1500pF ceramic capacitor (can be 1206, 0805 or 0603 size)
- RTune2 300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
- RTrim2 10kΩ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

Note: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.




Mechanical Outline


Dimensions are in millimeters and (inches).

Tolerances: x.x mm ±0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)



These figures are a representation of the product and not intended to show specific assembly details. They are for product dimensional information only






Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ±0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	VSNS1	15	ADDR1
2	VOUTI	16	TRIM1
3	PGND	17	SIG_GND
4	VOUT2	18	TRIM2
5	VSNS2	19	SYNC
6	SMBALERT#	20	PGND
7	DATA	21	PGND
8	CLK	22	PGND
9	ENABLE1	23	PGND
10	ENABLE2	24	PGND
11	VIN	25	PGND
12	PGND	26	PGND
13	VIN	27	PGOOD2
14	ADDRO	28	PGOOD1




Packaging Details

The 12V Digital Dual MicroDlynx[™]2 × 6A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimeters and (in inches).

Black Dot on the label is the orientation marker for locating Pin 1 (bottom right corner)



44.00 mm (1.732")

Tape Width:



Surface Mount Information

Pick and Place

The2 × 6A Digital Dual MicroDlynx[™] modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long- term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 50. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The2 x 6A Digital Dual MicroDlynx^M modules have a MSL rating of 3 $\,$

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/ Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: $< 40^{\circ}$ C, < 90%relative humidity.




Figure 50. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001).



Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Device Code	Input Voltage Range	Output Voltage	Output Current	On/Off Logic	Sequencing	Ordering Code
UDXS0606A0X3-SRZ	4.5 – 14.4V _{dc}	0.51 – 5.5V _{dc}	6A X 2	Negative	No	150037588
UDXS0606A0X43-SRZ	4.5 – 14.4V _{dc}	0.51 – 5.5V _{dc}	6A X 2	Positive	No	150037589
UDXS0606A0X3-SRDZ	4.5 – 14.4V _{dc}	0.51 – 5.5V _{dc}	6A X 2	Negative	No	150037590

Table 9. Device Codes

Package Identifier		Sequencing Option	Input Voltage			On/Off logic	Remote Sense	Ор	tions	ROHS Compliance
U	D	X	S	0606A0	X		3	-SR	-D	Z
P=Pico U=Pico M=Mega G=Giga	Digital V =	T=with EZ Sequence X=without sequencing	Special: 4.5 – 14V	2 × 6A	X = programmable output	4 = positive No entry = negative	3 = Remote Sense	R =	D = 105°C operating ambient, 40G operating shock as per MIL Std 810F	Z = ROHS6

Table 10 . Coding Scheme

OmniOn Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US2004178780A1, US2004179382A1, US20050200344, US20050223252, US2005289373A1, US20060061214, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN1045261OC, CN10458656C, CN10459360C, CN10465848C, CN1069332A, CN11124619A, CN11346682A, CN1685299A, CN1685459A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W0040444718A1, W004045042A3, W004045042C1, W004062061 A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3.

Contact Us

For more information, call us at +1-877-546-3243 (US) +1-972-244-9288 (Int'l)



Change History (excludes grammar & clarifications)

Revision	Date	Description of the change		
10.3	23/11/2021	Updated as per template		
10.4	12/05/2023	Updated as per OmniOn template		



OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document. We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.