

35A Digital MicroDLynxIITM: Non-Isolated DC-DC Power Modules

4.5V_{dc} –14.4V_{dc} input; 0.51V_{dc} to 3.63V_{dc} output; 35A Output Current




Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment

Description

The 35A Digital MicroDLynxII[™] power modules are non-isolated dc-dc converters that can deliver up to 35A of output current. These modules operate over a wide range of input voltage ($V_{IN} = 4.5V_{dc}-14.4V_{dc}$) and provide a precisely regulated output voltage from 0.51V_{dc} to 3.63V_{dc}, programmable via an external resistor and PMBusTM control. Features include a digital interface using the PMBus[™] protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus™ # interface supports a range of commands to both control and monitor the module. The module also includes the Tunable Loop™ feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.





Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863.
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Compliant to IPC- 9592 (September 2008), Category 2, Class I
- Compliant to REACH Directive (EC) No 1907/2006
- DOSA based
- Wide Input voltage range (4.5V_{dc}-14.4V_{dc})
- Output voltage programmable from 0.51V_{dc} to 3.63V_{dc}via external resistor and PMBus^{TM#}
- Digital interface through the PMBus[™] # protocol
- Tunable Loop™ to optimize dynamic output voltage response
- Flexible output voltage sequencing EZ-SEQUENCE
- Power Good signal

- Fixed switching frequency with capability of external synchronization
- Output over current protection (non-latching)
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Cost efficient open frame design
- Small size: 20.32 mm x 11.45 mm x 11 mm (0.8 in x 0.45 inx 0.433 in)
- Wide operating temperature range [-40°C to 85°C]
- ANSI/UL* 62368-1 and CAN/CSA† C22.2 No. 62368-1 Recognized, DIN VDE‡ 0868-1/A11:2017 (EN62368- 1:2014/A11:2017)
- ISO** 9001 and ISO 14001 certified manufacturing facilities

FOOTNOTES

^{*} UL is a registered trademark of Underwriters Laboratories, Inc.

[†] CSA is a registered trademark of Canadian Standards Association.

[‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

^{**} ISO is a registered trademark of the International Organization of Standards

[#]The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)



Technical Specifications

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	\/	-0.3	15	\/
Continuous	All	V _{IN}	-0.5	2	V
VS, ON/OFF, SEQ	All			7	V
CLK, DATA, SMBALERT#,SYNC	All		-0.3	3.6	V
Operating Ambient Temperature	All	т	-40	85	°C
(see Thermal Considerations section)	All	TA	-40	0	J
Storage Temperature	All	T _{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	V _{IN}	4.5		14.4	V_{dc}
Maximum Input Current (V _{IN} =4.5V to 14.4V, I _O =I _{O, max})	All	I _{IN,max}			33	A_{dc}
Input No Load Current	$V_{O,set} = 0.6 V_{dc}$	I _{IN,No load}		43		mA
$(V_{IN} = 12V_{dc}, I_O = 0, module enabled)$	$V_{O,set} = 3.63V_{dc}$	I _{IN,No load}		106		mA
Input Stand-by Current (V _{IN} = 12V _{dc} , module disabled)	All	I _{IN,stand-by}		16		mA
Inrush Transient	All	l ² t			1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1μ H source impedance; V_{IN} =0 to $14V$, I_{O} = I_{Omax} ; See Test Configurations)	All			35		mAp-p
Input Ripple Rejection (120Hz)	All			-71		dB
Output Voltage Set-point accuracy over entire output range						
0 to 85°c, V _o =over entire range -40 to 85°C, V _o =over entire range	All All	$V_{O,Set}$	-0.5 -1		+0.5 +1	%V _{o set} %V _{o set}
Voltage Regulation ¹ Line Regulation	(V _{IN} =V _{IN} , _{min} to V _{IN} , _{max})			3		mV
Load (I _O =I _O , _{min} to I _O , _{max}) Regulation	All			5		mV
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section)	All	Vo	0.6		3.63	V _{dc}
PMBus Adjustable Output Voltage Range	All	V _o ,adj	-15	0	+10	%V _{o set}
PMBus Output Voltage Adjustment Step Size	All			0.4		$%V_{oset}$
Remote Sense Range	All				0.5	V_{dc}

¹Worst case Line and load regulation data, all temperatures, from design verification testing as per IPC9592.



Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Output Ripple and Noise on nominal output						
$(V_{IN}=V_{IN}, nom and I_0=I_{O, min} to I_{O, max} Co = 0.1 \mu F//$						
8X47 µf ceramic capacitors)						
Peak-to-Peak (5Hz to 20MHz bandwidth)	All			17		mV_{pk-pk}
RMS (5Hz to 20MHz bandwidth)	All			3.2		mV_{rms}
External Capacitance ²						
Without the Tunable Loop™						
ESR ≥ 1 mΩ	All	$C_{O,max}$	8x47		16x47	μF
With the Tunable Loop™						
ESR ≥ 0.15 mΩ	All	$C_{O,max}$	8x47		7000	μF
ESR ≥ 10 mΩ	All	C _{O, max}	8x47		8500	μF
Output Current (in either sink or source mode)	All	Io	0		35 ²	A_{dc}
Output Current Limit Inception (Hiccup Mode)	A.II			41 ³		Δ.
(current limit does not operate in sink mode)	All	$I_{O, lim}$		413		A _{dc, max}
Output Short-Circuit Current	All	1		18		^
(Vo≤250mV) (Hiccup Mode)	All	I _{O, s/c}		10		A_{rms}
Efficiency	$V_{O,set} = 0.6V_{dc}$	η		80.2%		%
V _{IN} = 12V _{dc} , T _A =25°C	$V_{O,set} = 1.2V_{dc}$	η		87.8%		%
$I_O = I_{O, \text{max}}$, $V_O = V_{O, \text{set}}$	$V_{O,set} = 1.8V_{dc}$	η		91.4%		%
	$V_{O,set} = 2.5V_{dc}$ $V_{O,set} = 3.3V_{dc}$	η η		93.2% 94.3%		% %
Switching Frequency	All	f _{sw}		500		kHz
Frequency Synchronization	All					
Synchronization Frequency Range (2 x f _{switch})	All		950	1000	1050	kHz
High-Level Input Voltage	All	V _{IH}	2			V
Low-Level Input Voltage	All	V _{IL}			0.4	V
Minimum Pulse Width, SYNC	All	t _{SYNC}	100			ns
Maximum SYNC rise time	All	T _{sync_SH}			100	ns

 $^{^2}$ External capacitors may require using the new Tunable Loop[™] feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop[™] section for details.

General Specifications

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (I _O =0.8I _{O, max,} T _A =40°C) Telecordia Issue 3Method 1 Case 3	All		66,823,110		Hours
Weight			7.3		g (oz.)

³ For ambient temperatures lower that -20°C the minimum OCP is 30A. Monotonic start-up is guaranteed for output current 30A and below.



Feature Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

			N.4*			
Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal Interface						
(VIN=VIN, min to VIN, max ; open collector or						
equivalent, Signal referenced to GND)						
Device Code with no suffix "4" – Positive Logic						
(See Ordering Information)						
Logic High (Module ON)	A 11					À
Input High Current	All	I _{IH}	0.7		17	μA
Input High Voltage	All	V_{IH}	2.1		7	V
Logic Low (Module OFF)						
Input low Current	All	I _{IL}	0.0		2	μA
Input Low Voltage	All	V _{IL}	-0.2		0.8	V
Device Code with no suffix – Negative Logic						
(See Ordering Information)						
(On/OFF pin is open collector/drain logic input						
with						
external pull-up resistor; signal referenced to GND)						
Logic High (Module OFF)	, II	1 .			-	4
Input High Current	All	I _{IH}	0.7		3	mΑ
Input High Voltage	All	V _{IH}	2.1		7	V_{dc}
Logic Low (Module ON)					500	
Input low Current	All	I _{IL}			500	μA
Input Low Voltage	All	VIL	0		0.8	V_{dc}
Turn-On Delay and Rise Times						
$(V_{IN}=V_{IN, nom}, I_O=I_{O, max}, V_O \text{ to within } \pm 1\% \text{ of steady}$						
state)						
Case 1: On/Off input is enabled and then input						
power is applied (delay from instant at which	All	T _{delay}		1.2		msec
$V_{IN} = V_{IN, min}$ until $V_o = 10\%$ of $V_{o, set}$)						
Case 2: Input power is applied for at least one						
second and then the On/Off input is enabled (delay	All	T _{delay}		1.1		msec
from instant at which Von/Off is enabled until	All	i delay		1.1		111500
$V_o = 10\% \text{ of } V_{o, set}$						
Output voltage Rise time (time for Vo to rise from	All	T _{rise}		2.7		msec
10% of V _{o, set} to 90% of V _{o, set})	All	rise		2.7		111500
Output voltage overshoot						
$(T_A = 25^{\circ}C V_{IN} = V_{IN}, MIN to V_{IN}, max, I_O = I_O, min to I_O, max)$					3.0	$%V_{oset}$
With or without maximum external capacitance						
Over Temperature Protection	All	T _{OT}		122		°C
(See Thermal Considerations section)						
PMBus Over Temperature Warning Threshold*	All	T _{WARN}		105		°C
Tracking Accuracy (Power-Up: 2V/ms)	All	$V_{SEQ} - V_o$			100	mV
(Power-Down: 2V/ms)	All	$V_{SEQ} - V_o$			200	mV
$(V_{IN, min}$ to $V_{IN, max}$; $I_{O, min}$ to $I_{O, max}$ $OV < V_{SEQ} < V_{O}$						
Input Undervoltage Lockout						
Turn-on Threshold	All			4.25		V_{dc}
Turn-off Threshold	All			4.05		V_{dc}
Hysteresis	All			0.2		V_{dc}
PMBus Adjustable Input Under Voltage Lockout	٨Ⅱ		4		14	
Thresholds	All		4		14	V_{dc}
Resolution of Adjustable Input Under Voltage	٨Ⅱ		250			ma\ /
Threshold	All		250			mV
PGOOD (Power Good)						
Signal Interface Open Drain, V _{supply} £ 5VDC						
Overvoltage threshold for PGOOD ON	All			108.33		$\%V_{O,set}$
Overvoltage threshold for PGOOD OFF	All			112.5		%V _{O, set}
Undervoltage threshold for PGOOD ON	All			91.67		%V _{O, set}
Undervoltage threshold for PGOOD OFF	All			87.5		%V _{O, set}
Pulldown resistance of PGOOD pin	All			40	70	Ω
				40		
Sink current capability into PGOOD pin	All				5	mA

^{*} Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning



Digital Interface Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		V _{IH}	2.1		3.6	V
Input Low Voltage (CLK, DATA)		V _{IL}			0.8	V
Input high level current (CLK, DATA)		I _{IH}	-10		10	μΑ
Input low level current (CLK, DATA)		I _{IL}	-10		10	μΑ
Output Low Voltage (CLK, DATA, SMBALERT#)	I _{OUT} =2mA	V _{OL}			0.4	V
Output high level open drain leakage current (DATA, SMBALERT#)	V _{OUT} =3.6V	Іон	0		10	μΑ
Pin capacitance		Co		0.7		pF
PMBus Operating frequency range	Slave Mode	F_{PMB}	10		400	kHz
Data hold time	Receive Mode Transmit Mode	t _{HD:DAT}	0 300			ns
Data setup time		t _{su:DAT}	250			ns
Measurement System Characteristics						
Output current measurement range		I _{RNG}	0		50	Α
Output current measurement accuracy -40 to 85°C		I _{ACC}	-7		5	%
Temperature measurement accuracy @12V _{in,} 0°C to		T _{ACC}		±5*		°C
V _{out} measurement range		$V_{\text{OUT(rng)}}$	0		4	V
V _{out} measurement accuracy		$V_{\text{OUT,ACC}}$	-2		2	%

^{*}Accuracy as per PWM Controller Datasheet



Characteristic Curves

The following figures provide typical characteristics for the 35A Digital MicroDlynxIITM at $0.6V_{\circ}$ and $25^{\circ}C$




Figure 1. Converter Efficiency verses output current




Figure 3. Typical output ripple (C_0 = 8×47 μ F ceramic, V_{IN} = 12V, I_0 = I_0 , max,).




Figure 5. Typical Start-up Using On/Off Voltage ($I_0 = I_{o,max}$).




Figure 2. Derating Output Current verses Ambient Temperature and Airflow.




Figure 4. Transient Response to Dynamic Load Change from 50% to 100% at $12V_{in}$, C_{out} =8x47uF+24x330uF, C_{Tune} =18nF, R_{Tune} =300 Ω




Figure 6. Typical Start-up Using Input Voltage $(V_{IN} = 12V, I_o = I_{o max})$.



Characteristic Curves (continued)

The following figures provide typical characteristics for the 35A Digital MicroDlynxII™ at 1.2V₀ and 25°C




Figure 7. Converter Efficiency verses output current




Figure 9. Typical output ripple (C_0 = 8×47 μ F ceramic, V_{IN} = 12V, I_o = $I_{o,max}$).




Figure 11. Typical Start-up Using On/Off Voltage (Io = Io, max).




Figure 8. Derating Output Current verses Ambient Temperature and Airflow.




Figure 10. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12V $_{in}$, C_{out} = 8x47uF + 14x330uF, C_{Tune} = 10nF & R_{Tune} = 300 Ω




Figure 12. Typical Start-up Using Input Voltage $(V_{IN} = 12V, I_o = I_{o,max}).$



Characteristic Curves (continued)

The following figures provide typical characteristics for the 35A Digital MicroDlynxII™ at 1.8V₀ and 25°C




Figure 13. Converter Efficiency verses output current




Figure 15. Typical output ripple and noise (C_0 = 8×47 μ F ceramic, V_{IN} = 12V, I_0 = $I_{0,max}$).




Figure 17. Typical Start-up Using On/Off Voltage (I_o = I_{o,max}).




Figure 14. Derating Output Current verses Ambient Temperature and Airflow.




Figure 16. Transient Response to Dynamic Load Change on one output from 50% to 100% at $12V_{in}$, C_{out} = 8x47uF + 7x330uF, C_{Tune} = 4.7nF & R_{Tune} = 221Ω




Figure 18. Typical Start-up Using Input Voltage $(V_{IN}=12V,\ I_o=I_{o,max,}).$



Characteristic Curves (continued)

The following figures provide typical characteristics for the 35A Digital MicroDlynx™ at 2.5V₀ and 25°C




Figure 19. Converter Efficiency verses output current




Figure 21. Typical output ripple and noise (C_0 = 8×47 μ F ceramic, V_{IN} = 12V, I_0 = $I_{o, max}$).




Figure 23. Typical Start-up Using On/Off Voltage ($I_o = I_{o,max}$).




Figure 20. Derating Output Current verses Ambient Temperature and Airflow.




Figure 22. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12 $V_{\rm in}$, $C_{\rm out}$ = 8x47uF + 4x330uF, $C_{\rm Tune}$ = 3300pF & $R_{\rm Tune}$ = 221 Ω




Figure 24. Typical Start-up Using Input Voltage $(V_{IN} = 12V, I_o = I_{o,max}).$



Characteristic Curves (continued)

The following figures provide typical characteristics for the 35A Digital MicroDlynx™ at 3.3V₀ and 25°C




Figure 25. Converter Efficiency verses output current




Figure 27. Typical output ripple and noise ($C_0 = 7 \times 22 \mu F$ ceramic, $V_{IN} = 12 V$, $I_0 = I_{o, max}$).




Figure 29. Typical Start-up Using On/Off Voltage ($I_0 = I_{o, max}$).




Figure 26. Derating Output Current verses Ambient Temperature and Airflow.




Figure 28. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, C_{out} = 8x47uF + 2x330uF, C_{Tune} = 2700pF & R_{Tune} = 221 Ω




Figure 30. Typical Start-up Using Input Voltage $(V_{IN} = 12V, I_o = I_{o,max}).$



Design Considerations

Input Filtering

The 35A Digital Dual MicroDlynxII[™] module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 31 shows the input ripple voltage for various output voltages at 35A of load current with 4x22 μ F,6x22 μ F or 8x22 μ F ceramic capacitors and an input of 12V.




Figure 31. Input ripple voltage for various output voltages with $4x22~\mu F$, $6x22~\mu F$ or $8x22~\mu F$ ceramic capacitors at the input (35A load). Input voltage is 12V.

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 2x47 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 32 provides output ripple information for different external capacitance values at various Vo and a full load current of 35A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the

electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop™ feature described later in this data sheet.




Figure 32. Output ripple voltage for various output voltages with external 8x47 μF or 10x47 μF ceramic capacitors at the output (35A load). Input voltage is 12V.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL* 62368-1 and CAN/CSA+ C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/ A11:2017 (EN62368-1:2014/A11:2017)

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV) or ES1, the input must meet SELV/ES1 requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV. An external 40A 461 series Littelfuse fuse model or equivalent is recommended on the ungrounded input lead when the input voltage exceeds 8V. For input voltages less than 8V, 2 parallel 25A 456 series Littelfuse or equivalent are recommended on the ungrounded input lead.



Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

Analog On/Off

The 35A Digital MicroDLynxII™ power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 33. When the external transistor Q1 is in the OFF state, the internal PWM #Enable is pulled up internally, thus turning the module ON. When transistor Q1 is turned ON, the On/Off pin is pulled low, and consequently the internal PWM Enable signal is pulled low and the module is OFF.

For negative logic On/Off modules, the circuit configuration is shown in Fig. 34. The On/Off pin should be pulled high with an external pull-up resistor. When transistor Q2 is in the OFF state, the On/Off pin is pulled high, which pulls the internal ENABLE# High and the module is OFF. To turn the module ON, Q2 is turned ON pulling the On/Off pin low resulting in the PWM ENABLE# pin going Low. The maximum voltage allowed on the On/Off pin is 7V. If Vin is used as a source, then a suitable external resistor R1 must be

used to ensure that the voltage on the On/Off pin does not exceed 7V

Digital On/Off

Please see the Digital Feature Descriptions section.




Figure 33. Circuit configuration for using positive On/Off logic.




Figure 34. Circuit configuration for using negative On/Off logic.

Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The output voltage of the module is programmable to any voltage from 0.6_{dc} to $3.63V_{dc}$ by connecting a resistor between the Trim and SIG_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 35. The Upper Limit curve shows that for output voltages lower



Analog Output Voltage Programming (continued)

than 1V, the input voltage must be lower than the maximum of 14.4V. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 4.5V. At output voltage of 2.5V, the input voltage should not be below 5Vin and at output voltage of 3.3V the input voltage should be at least 6Vin.





Figure 35. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution – Do not connect SIG_GND to GND elsewhere in the layout

Figure 36. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, the output of the module will be $0.6V_{dc}$. To calculate the value of the trim resistor, R_{trim} for a desired output voltage, should be as per the following equation:

$$R_{trim} = \begin{bmatrix} \frac{12}{\text{(V}_{o} - 0.6)} \end{bmatrix} \text{ } K\Omega$$

$$R_{trim} \text{ is the external}$$
 resistor in $k\Omega$

 V_0 is the desired output voltage.

Table 1 provides R_{trim} values required for some common output voltages.

Page 14

© 2023 OmniOn Power Inc. All rights reserved.

Digital Output Voltage Adjustment

V _O , set (V)	$R_{trim}(K\Omega)$
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10
2.5	6.316
3.3	4.444

Table 1

Please see

the Digital

Feature Descriptions section.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-). The voltage drop between the sense pins and the V_{OUT} and GND pins of the module should not exceed 0.5V.

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, R_{margin-up}, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R_{margin-down}, from the Trim pin to output pin for margining-down. Figure 37 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at **omnionpower.com** under the Downloads section, also calculates the values of R_{margin-up} and R_{margin-down} for a specific output voltage and % margin. Please consult your local OmniOn technical representative for additional details.




Figure 37. Circuit Configuration for margining Output voltage.

Voltage Margining



Please see the Digital Feature Descriptions section.

Output Voltage Sequencing

The power module includes a sequencing feature, EZ-SEQUENCE that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, leave it unconnected.

When an analog voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set- point voltage. The final value of the SEQ voltage must be set higher than the set-point voltage of the module. The output voltage follows the voltage on the SEQ pin on a one-to-one basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin.

For proper voltage sequencing, first, input voltage is applied to the module. The On/Off pin of the module is left unconnected (or tied to GND for negative logic modules or tied to VIN for positive logic modules) so that the module is ON by default. After applying input voltage to the module, a minimum 10msec delay is required before applying voltage on the SEQ pin. This delay gives the module enough time to complete its internal power-up soft-start cycle. During the delay time, the SEQ pin should be held close to ground (nominally 50mV ± 20 mV). This is required to keep the internal op-amp out of saturation thus preventing output overshoot during the start of the sequencing ramp. By selecting resistor R1 (see fig. 38) according to the following equation

the R1 =
$$\frac{26150}{6.5-0.05}$$
 = 4052 ohms,(4.02K Std.) the voltage at the sequencing pin will be 50mV when the sequencing signal is at zero.




Figure 38. Circuit showing connection of the sequencing signal to the SEQ pin.

After the 10msec delay, an analog voltage is applied to the SEQ pin and the output voltage of the module will

track this voltage on a one-to-one volt bases until the output reaches the set- point voltage. To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

When using the EZ-SEQUENCET^M feature to control start-up of the module, pre-bias immunity during start -up is disabled. The pre-bias immunity feature of the module relies on the module being in the diode-mode during start-up. When using the EZ- SEQUENCE™ feature, modules goes through an internal set-up time of 10msec, and will be in synchronous rectification mode when the voltage at the SEQ pin is applied. This will result in the module sinking current if a pre-bias voltage is present at the output of the module. When pre-bias immunity during start-up is required, the EZ-SEQUENCE™ feature must be disabled. For additional guidelines on using the EZ- SEQUENCE™ feature please refer to Application Note AN04-008 "Application Guidelines for Non-Isolated Converters: Guidelines for Sequencing of Multiple Modules", or contact the OmniOn technical representative for additional information.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the over-temperature threshold of 122 (typ) is exceeded at the thermal reference point T_{ref} . Please refer to Electrical characteristic table, over-temperature section on page 5.

Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.



Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Digitally Adjustable Input Undervoltage Lockout

Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The module switches at half the SYNC frequency. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module will free run at the default switching frequency. If synchronization is not being used, connect the SYNC pin to SIG_GND.




Figure 39. External source connections to synchronize switching frequency of the module.

Measuring Output Current, Output Voltage and Temperature

Please see the Digital Feature Descriptions section.

Dual Layout

Identical dimensions and pin layout of Analog and Digital MicroDLynxII modules permit migration from one to the other without needing to change the layout. In both cases the trim resistor is connected between trim and signal ground. The output of the analog module cannot be trimmed down to 0.51V

Tunable Loop™

The module has a feature that optimizes transient response of the module called Tunable LoopTM.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to

to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable LoopTM allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable LoopTM is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 40. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure. 40. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Tables 2 and 3. Table 3 shows the recommended values of R_{TUNE} and Ctune for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 3 will ensure stable operation of the module. In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 10A to 35A step change (50% of full load), with an input voltage of 12V.



Tunable Loop™ (continued)

Please contact your OmniOn technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

C _o	16x47µF	20x47µF	24x47µF	30x47µF	40x47µF
R _{TUNE}	300	300	300	300	300
C _{TUNE}	470pF	560pF	680pF	820pF	1.2nF

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for V_{in} =12V and various external ceramic capacitor combinations.

V _o	3.3V	2.5V	1.8V	1.2V	0.6V
Co	8x47μF + 2x330μF	8x47μF + 4x330μF	8x47μF + 7x330μF	8x47µF + 14x330µF	8x47μF + 24x330μF
R _{TUNE}	221Ω	221Ω	221Ω	300Ω	300Ω
C_{TUNE}	2700pF	3300pF	4700pF	10nF	18nF
ΔV	50mV	43mV	32mV	18mV	12mV

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of V_{out} for a 10A step load with V_{in} =12V

Note: The capacitors used in the Tunable Loop tables are 47 μ F/3 m Ω ESR ceramic and 330 μ F/12 m Ω ESR polymer capacitors.

Power Module Wizard

OmniOn offers a free web based easy to use tool that helps users simulate the Tunable Loop performance of the UJT035. Go to <u>omnionpower.com</u> Home and sign up for a free account and use the module selector tool. The tool also offers downloadable Simplis/Simetrix models that can be used to assess transient performance, module stability, etc.

Digital Feature Descriptions

PMBus Interface Capability

The 35A Digital MicroDLynxII™ power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from www.pmbus.org. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by Value = Mantissa $x \ 2^{Exponent}$

PMBus Addressing

PMBus Addressing The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors



PMBus Addressing (continued)

connected from the ADDR0 and ADDR1 pins to GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45,55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Digit	Resistor Value (KΩ)
0	11
1	18.7
2	27.4
3	38.3
4	53.6
5	82.5
6	127
7	187

Table 4

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, smbus.org.




Figure 41. Circuit showing connection of resistors used to set the PMBus address of the module.

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

0 : Output is disabled

1: Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

PU: Sets the default to either operate any time input

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	1	0

power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

CMD: The CMD bit controls how the device responds

Bit Value	Action
0	Module powers up any time power is present
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

to the OPERATION command.

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to

Bit Value	Action
	Module ignores the ON bit in the OPERATIONcommand
1	Module responds to the ON bit in the OPERATION command

determine startup.



Bit Value	Action
0	Module ignores the analog ON/OFF pin, i.e.ON/OFF is only controlled through the PMBUS via the OPERATION command
1	Module requires the analog ON/OFF

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

PMBus Adjustable Soft Start Rise Time

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

Rise Time	Exponent	Mantissa
600µs	11100	00000001010
900 µ s	11100	00000001110
1.2ms	11100	00000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

Table 5

Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by R_{Trim} and a $20 k\Omega$ upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage V_{REF} is be nominally set at 600mV, and the output regulation voltage is then given by:

$$V_{OUT} = \begin{bmatrix} 20000 + R_{Trim} \\ \hline R_{Trim} \end{bmatrix} \times V_{REF}$$

Hence the module output voltage is dependent on the value of R_{Trim} which is connected external to the module.

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage can be specified using the "Linear" format and two bytes. The exponent is fixed at -9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage (600mV) in 2mV steps. Possible values range from - 120mV to +60mV. The exception is at 0.6Vout where the allowable trim range is only -90mV to +60mV to prevent the module from operating at lower than 0.51V_{dc}. When trimming the voltage below 0.6V, the module max. input voltage operating point also reduces proportionally. As shown earlier in Fig.41, the maximum permissible input voltage is 13V. For any voltage trimmed below 0.6V, the maximum input voltage will have to be reduced by the same factor.

When PMBus commands are used to trim or margin the output voltage, the value of V_{REF} is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module is adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode with the exponent fixed at –9 (decimal). The value of the offset voltage is given by

V_{REF(offset)} = VREF _TRIM x 2⁻⁹

This offset voltage is added to the voltage set through the divider ratio and nominal VREF to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

- The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.
- Divider Ratio = V_{ref}/V_{out} = 0.6/1.8 = 0.33
- Hence a 20mV change at 1.8V_o requires a 0.33x20mV = 6.6mV change in the reference voltage.
- Vref(offset) = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- V_{ref(offset)} = V_{ref_Trim} x 2 -9



- V_{ref Trim} = Vref(_{offset}) x 512
- V_{ref_Trim} = -0.0066 x 512 = -3.3 = -3 (rounded to nearest integer)

Output Voltage Margining Using the PMBus

The module can also have its output margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH will set the margin high voltage, while the command STEP_VREF_MARGIN_LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_HIGH and STEP_VREF_MARGIN_LOW commands will use the "Linear" mode with the exponent fixed at –9 (decimal). Two bytes are used for the mantissa with the upper bit [7] of the high byte fixed at 0. The actual margined output voltage is a combination of the STEP_VREF_MARGIN_HIGH or STEP_VREF_MARGIN_LOW and the VREF_TRIM values as shown below. The net permissible voltage range.

as shown below. The net permissible voltage range change is - 30% to +10% for the margin high command and -20% to 0% for the margin low command

 $V_{REF(MH)} =$

(STEP_VREF_MARGIN_HIGH+VREF_TRIM) x 2-9

Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of Vo).

- The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.
- Divider Ratio = V_{ref}/V_{out} = 0.6/1.2 = 0.5
- Hence a 100mV change at 1.2V_o requires a 0.5x100mV = 50mV change in the reference voltage.
- $V_{REF(MH)} = (50)/1000 = 0.05 \text{ Volts}$
- V_{REF(MH)} = (Step_V_{ref_margin_high} + _{Vref_trim}) x 2 -9
- Assume V_{ref_Trim} = 0 here
- Step_V_{ref_margin_high} = V_{REF(MH)} x 512
- Step_V_{ref_margin_high} = 0.05 x 25.6 = 26 (rounded to nearest integer)

 $V_{REF(ML)} =$

(STEP _VREF _ MARGIN _ LOW + VREF _ TRIM) $\times 2^{-9}$

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed up by 100mV (within –20% of Vo).

- The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.
- Divider Ratio = $V_{ref}/V_{out} = 0.6/1.8 = 0.33$

- Hence a 100mV change at 1.2Vo requires a 0.33x100mV = 33mV change in the reference voltage.
- V_{REF(MH)} = -(33)/1000 = -0.033 Volts
 (- sign since we are margining down)
- V_{REF(ML)} = (Step_V_{ref_margin_low} + V_{ref_trim}) x 2 -9
- Assume V_{ref_Trim} = 3 here (from V_{Ref_Trim} example earlier)
- Step_ $V_{ref_margin_low} = V_{REF(ML)} x 512 V_{ref_trim}$
- Step_V_{ref_margin_low} = -0.033 x 512 (-3) = -16.9+3 =-13.9 = - 14 (rounded to nearest integer)

The module will support the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

• 00XX: Margin Off

0101 : Margin Low (Act on Fault)
0110 : Margin Low (Act on Fault)
1001 : Margin High (Act on Fault)
1010 : Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at –1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.



Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command shall use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte shall represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte shall represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) shall be used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) for each output signal that shall be implemented with an open -drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal shall be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds shall be user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold shall be set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command shall set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command shall set the level above which the PGOOD command is de-asserted. This command shall also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold shall be set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value $100 \text{K}\Omega$) to a source of 5VDC or lower. The current through the PGood terminal should be limited to a max value of 5mA

PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command shall set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command, possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they shall be mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits shall represent the exponent (fixed at -2) and the remaining 11 bits shall represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current and Voltage

The module is capable of measuring key module parameters such as output current and voltage for each output and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage. DO NOT CHANGE THE FACTORY PROGRAMMED VALUE.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA. DO NOT CHANGE THE FACTORY PROGRAMMED VALUE.

The READ_IOUT command provides module average output current information. This command only



Measuring Output Current Using the PMBus (continued)

supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The resolution of the command is 62.5mA. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus

The module provides output voltage information using the READ_VOUT command for each output. In this module the output voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command shall return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS_BYTE: Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory	0
0	None of the above	0

STATUS_WORD: Returns two bytes of information with a summary of the module's fault/warning conditions.

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory	0
0	None of the above	0

Low Byte

Bit Position	Flag	Default
7	VOUT fault or warning	0
6	IOUT fault or warning	0
5	X	0
4	MFR	0
3	POWER_GOOD# (is negated)	0
2	X	0
1	X	0
0	X	0

High Byte

STATUS_VOUT: Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default
7	VOUT OV Fault	0
6	X	0
5	X	0
4	VOUT UV Fault	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_IOUT: Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	X	0
5	IOUT OC Warning	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_TEMPERATURE: Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	X	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0



Reading the Status of the Module using the PMBus (continued)

STATUS_CML: Returns one byte of information relating to the status of the module's communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported	0
6	Invalid/Unsupported	0
5	Packet Error Check Failed	0
4	Memory Fault Detected	0
3	X	0
2	X	0
1	Other Communication Fault	0
0	X	0

MFR_VIN_MIN: Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR_VOUT_MIN: Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in two's complement format – fixed at 614)

MFR_SPECIFIC_00: Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (010011 corresponds to the UJT035 series of module), while bits [7:3] indicate the revision number of the module.

Bit Position	Flag	Default Value
7:2	Module Name	010011
1:0	Reserved	10
	Low Byte	
Bit Position	Flag	Default Value
7:3	Module Revision	None
2:0	Reserved	000

High Byte



Summary of Supported PMBus Commands

Please refer to the PMBus 1.1 specification for more details of these commands.

Hex	Command	Brief Description	Non-Volatile	
Code			Memory Storage	
		Turn Module on or off. Also used to margin the output voltage		
		Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0		
		Access r/w r r/w r/w r/w r r r		
		Function On x Margin X X		
01	OPERATION	Default Value 0 0 0 0 0 X X		
01	OPERATION	Bit 7: 0 Output switching disabled		
		1 Output switching enabled		
		Margin: 00XX Margin Off 0101 Margin Low (Act on fault)		
		0110 Margin Low (Act on fault)		
		1001 Margin High (Act on fault) 1010 Margin High (Act on fault)		
		Configures the ON/OFF functionality as a combination of analog ON/		
		OFF pin and PMBus commands		
		Format Unsigned Binary		
02	ON OFF CONFIC	Bit Position 7 6 5 4 3 2 1 0	٧٦٥	
02	ON_OFF_CONFIG	Access r r r r/w r/w r/w r/w r	YES	
		Function X X X pu cmd cpr pol cpa Default Value 0 0 0 1 0 1 1 0		
		Refer to Page 18 for details on pu, cmd, cpr, pol and cpa		
03	CLEAR_FAULTS	Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it.		
		Used to control writing to the module via PMBus. Copies the current register setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module		
		Format Unsigned Binary		
		Bit Position 7 6 5 4 3 2 1 0		
		Access r/w r/w r/w x x x x x		
		Function bit7 bit6 bit5 x x x x x		
10	WRITE_PROTECT	Default Value 0 0 0 x x x x x	YES	
		Bit5: 0 – Enables all writes as permitted in bit6 or bit7 1 – Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0)		
		Bit 6: 0 – Enables all writes as permitted in bit5 or bit7		
		1 – Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0)		
		Bit7: 0 – Enables all writes as permitted in bit5 or bit6		
		1 – Disables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0)		
15	CTODE LICED ALL	Stores all of the current storable register settings in the EEPROM		
15	STORE_USER_ALL	memory as the new defaults on power up		
16	RESTORE_USER_ALL	Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the		
'	device is actively switching			

Table 6 (continued)



Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description										Non-Volatile Memory Storage
		This command capabilities of t			ost sys	stem/C	SUI/C	:LI d	eterm	nine ke	ey	
		Format			U	nsign	ed B	inar	V			
		Bit Position	7	6	5	4		3	2	1	0	
19	CAPABILITY	Access	r	r	r	r		r	r	r	r	1
19	CAPABILITY	Function	PEC		PD	ALR		·	Rese	erved	1	
		Default Value	1	0	1	1	_	0	0	0	0	
		PEC – 1 Support SPD -01 – max (ALRT – 1 – SMB/ The module ha	of 400 ALER	T# sup			d Evr	200	ont co	ot to 10	<u> </u>	
		These values ca				cai aii	u LA	50116	5111 30	ינ נט -וו	J .	
		Bit Position	7	6	5	4		3	2	1	0	
20	VOUT_MODE	Access	r	r	r	r	_	r	r	r	r	
		Function	<u> </u>	Mod		+ -			pone	<u> </u>	<u> </u>	
		Default Value	0	0	- 0	1		<u> </u>	1	1	1	
		<u> </u>	-				l			<u>'</u>		
		Sets the value o	of inp								n	
		Format			ear, t		omp		ent b	inary		
		Bit Position	7	' 6	5 5	5 4	′ +	3	2	1	0	
		Access	r	1			r	r	r	r	r	
		Function	_		Expo	nent				<u>Mantis</u>		
		Default Value	_	,		-	l	0	0	0	0	
		Bit Position	7 r				4	3 r/w	2 r/w	r/w	o r/w	-
35	VIN ON	Access Function	ı	17	VV 17		w i		I/VV	I/VV	1/00	YES
33	VII1_OI1	Default Value	C) () (1	0	0	0	1 1	1 5
		Exponent -2 (de									<u>'</u>	
		Mantissa										
		The upper four									o ()	
		The lower seven									9(dec).	
		• 4.25, in step					AIIOVV	abie	value	es al e		
		• 9.5V to 13V										
		• 13V to 16V in	n incr	ement	s of 1V	,						
		Sets the value o	of inp	ut volta	age at	which	the	mod	dule t	urns o	ff	
		Format		Line	ar, tw	o's co	mple	eme	nt bir	nary		
		Bit Position	7	6	5	4	3		2	1	0	
		Access	r	r	r	r	r		r	r	r	
		Function		E:	xpone	nt -				antissa		
		Default Value	1	1	1	1	0		0	0	0	
		Bit Position	7	6	5	4	3		2	<u> </u>	0	
		Access Function	r	r/w	r/w	r/w	r/w		r/w	r/w	r/w	
36	VIN_OFF	Default Value	0	0	0	1 1 1	0	1	0	0	0	YES
		Exponent -2 (de			U		U		U	U	U	
		Mantissa	2C), 117	keu								
		The upper four										
		The lower sever	n are	progra	ımmak	ole wit	h a d	lefau	ult val	ue of 8	B(dec).	
		This correspond					Iowa	ble v	value	s are		
		4.00, in step10.25V to 11.					\/					
		• 10.25V to 11.	10011	inicie	menis	0.5	V					
		• 13.75V to 15.	.75V iı	n incre	ments	of 1V						
		1 .5., 5 7 65 15.	11									1



Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description Returns the value of the gain correction term used to correct the									
		Returns the valu measured outpu			orrect	ion ter	m used	d to cor	rect th	ne	
		Format			ar. two	's com	npleme	ent bina	arv		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r/W	
38	IOUT CAL GAIN	Function			Exp	onent	ı.	Ma	antissa		YES
		Default Value	1	0	0	0	1	0	0	V	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function	,	/. \ /a = : a	مما ماما	Mant		بر جا الحجر بر	-+:		
		Default Value		v: varia	bie ba	sea on	ractor	y calibr	ation		
		Returns the valu measured outpu			correc	tion u	sed to	correct	the		
		Format		Line	ar, tw	o's coi	mplem	ent bir	nary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r/w	r	r	
70	LOUIT CALL OFFICET	Function			Ex	kponei	nt	Ma	antissa	à	\/FC
39	IOUT_CAL_OFFSET	Default Value	1	1	1	0	0	V	V	V	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function					ntissa				
		Default Value		\/· \/ari	able ha			ry calib	ration		
		Sets the output of	overcui)	
		Format					`	ent bin		<i>.</i>	
		Bit Position	7	6	5 5	4	3	2	al y 1	0	
		Access	r	r	r	r	r	r	r	r	
		Function	<u> </u>		-	onent	· ·		antissa	a .	
46		Default Value	1	1 1	1	1	1	0	0	0	YES
	IOUT_OC_FAULT_LIMIT	Bit Position	7	6	5	4	3	2	1	0	
	1001_0C_FAULT_EIMIT		-						·	_	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Man	tissa	1 -	I _		
	Value may be locked	Default Value	0]	0]	1	0	1	0	
	-	Determines mod or a VOUT under				se to a	n IOU_	_OC_FA	ULT_L	IMIT	
		Format			Un	signe	d Binar				
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r/w	r/w	r/w	r	r	r	
47	OUT_OC_FAULT_RESPONSE		X		RS [2]	RS [1]	RS [0]	X	X	X	YES
		Default Value	0	0	- [1		I	0	0	
		RS[2:0] – Retry Se 000 Unit 111 Unit go Any othei	does no	ough n	ormal :	soft sta		tinuous	sly		



Summary of Supported PMBus Commands (continued)

Hex Code	Command			Brief	Desc	ription					Non-Volatile Memory Storage
		Sets the output o		rent wa	arning	level ir	ı A. Mı	ust be l	ower t	han	
		IOUT_OC_FÁULT_	_LIMIT								
		Format				's com	_		ary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	<u> r </u>	r	r	
4A	IOUT_OC_WARN_LIMIT	Function	,	7	Exp	onent	7		<u> </u>	sa 0	
		Default Value Bit Position	7	6	5	4	3	2	0	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function		1, 00	1, 00	Mant	,	1, 00	1, 00	1, **	
		Default Value	0	1	0	0	1	0	1	0	
				£al±	ا دردا	- 00		L	1		
		Sets the overtem	peratu								
		Format				o's con		_	nary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
4F	OT_FAULT_LIMIT	Function Default Value	0	I 0	Exp 0	onent 0	0	1 0	∕lantis I 0		YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function	1, **	1, , ,	1, 00	Mant		1/ **	1, 00	1, **	
	Value may be locked	Default Value	0	1	1	1	1	0	1	0	
	value may be locked	Sets the over tem	norati	Iro Mar	ning l	ovol in ⁹		ct bo lo	NA/Or th	220	
		OT_FAULT_LIMIT	iperation	ile wai	illig it	everiii	C. Mu	st be ic	wei ti	Iaii	
		Format		Lino	ar two	o's con	anlam	ont hir	22KV		
		Bit Position	7	6	ar, two	4	191 G 11	2	iary	0	
		Access	r	r	r	r	r	r	r	r	
51		Function	<u>'</u>		•	onent			Mantis		YES
31	OT_WARN_LIMIT	Default Value	0	0	0	0	0	0	0	0	TLS
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Mant	tissa		1 -		
		Default Value	0]	1	0	1	0	0	1	
		Sets the rise time	of the	output	t volta	ge duri	ng sta	rtup. S	uppor	ted	
		Values – 0.6, 0.9, 1									
		to bring its outpu	it to pr	ogramı	med v	alue as	quick	ly as po	ossible		
		Format		Line	ar, two	o's con	nplem	ent bir	nary		
		Bit Position	7	6	5	4	3	2	1	0	
61	TON_RISE	Access	r	r	r	r	r	r	r	r/w	YES
01	TON_RISE	Function			Ex	ponent			lantiss	_	123
		Default Value			- [0	0	0	0	0	
		Bit Position	7 r/W	6	5	4	3	2	1 11/11/1	0	
		Access Function	r/vv	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Default Value	0	1	0	Mant 0	0	0	1 1	1 1	
		l-							<u> </u>		
		Returns one byte module faults	ot into	rmatio	n with	a sum	mary	of the r	nost c	ritical	
		Format			Uns	igned	Binary				
		Bit Position 7	7 6	5		4	3	2	1	0	
78	STATUS_BYTE	Access r	r	r		r	r	r	r	r	
				_ VOU	$_{T}\mid_{IC}$	DUT_	VIN_			None	
		Flag >	OFF			OC	UV	TEMP		of the	
								_		Above	
		Default Value (0	0		0	0	0	0	0	



Summary of Supported PMBus Commands (continued)

Returns two bytes of information with a summary of the module's faulty warning conditions	Part	Hex Code	Command	Brief Description									Non-Volatile Memory Storage		
STATUS_WORD	STATUS_WORD			warning cond						_		mo	odule	e's faul	t/
STATUS_WORD	Access				7	C		JUSIE)	1	0	
Flag	Flag					r				+			r	U	4
Default O O O O O O O O O	Page				•	IOUT/P OUT		1		PGO	<u> </u>		-		
Access	Access	79	STATUS_WORD	Value		0				_			0		
Flag	Flag					6							1		
Flag	Flag			Access	r	r	r		r	r	r		r		_
Returns one byte of information with the status of the module's output voltage related faults Format	Value			Flag	X	OFF				VIN_L	IVTEN	ИP	CML	of the	
Voltage related faults	Voltage related faults Format				0	X	0		0	0	0)	0	0	
STATUS_VOUT	STATUS_VOUT						ation w	ith tl	ne sta	tus of	the m	nod	ule's	outpu	t
STATUS_VOUT	STATUS_VOUT							Uns		d Bina	ry				
Flag	Flag	7A	STATUS_VOUT)	7	6	5	4	1.7	3	2	1	0	
Default Value	Default Value														
Returns one byte of information with the status of the module's output current related faults Format	Returns one byte of information with the status of the module's output current related faults Format														
STATUS_IOUT STATUS_CML ST	The content of the module of														
STATUS_IOUT	STATUS_IOUT Bit Position 7			Returns one byte of information with the status of the module's output current related faults								t			
Access	Access						6	Uns		Binai		7	2	1 0	
Flag	Flag	70	STATUS IOUT		1										
Flag	Flag	/ 6	314103_1001					10		·C					-
Default	Default O O O O O O O O O			Flag	'		_ X				X	X	X	X X	
Value	Value			Default				•		19	_	_	_		1
Returns one byte of information with the status of the module's temperature related faults Format	Returns one byte of information with the status of the module's temperature related faults					0	0		0		0 0	0	0	0 0	
STATUS_TEMPERATURE	STATUS_TEMPERATURE			Returns one k				ith tl	ne sta	tus of	the m	nod	ule's	<u> </u>	
STATUS_TEMPERATURE	STATUS_TEMPERATURE							Une	siane	d Rina	r\/				
Access r r r r r r r r r	STATUS_TEMPERATURE				1	7	6					2	1	Ω	
Flag	Flag OT_FAULT OT_WAR X X X X X X X Default Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7D	STATUS_TEMPERATURE		-								r	_	1
Returns one byte of information with the status of the module'S communication related faults Format Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r r r Flag Command Data Fail Fault X X Comm X	Returns one byte of information with the status of the module'S				0		OT_W	AR					Х		
TE STATUS_CML communication related faults Format Unsigned Binary															
TE STATUS_CML communication related faults Format Unsigned Binary				Returns one byte of information with the status of the module'S											
STATUS_CML Bit Position 7				communicati								100	uie S		
7E STATUS_CML Access r r r r r r r r r 7						7	C					1	7		
7E Invalid Invalid PEC Fault X X Comm X					+										-
Flag Command Data Fail Tault X X Comm X	7E Invalid Invalid DEC Memory Other	7E	STATUS_CML		I۳			<u> </u>		mory	ı	ı		ner	1
	Flag Command Data Fail Tault X X Comm X			Flag					l c		X	Χ			
Default Value 0 0 0 0 0 0 0 0	Default Value 0 0 0 0 0 0 0			Default Value	Э	0	0	0		0	0	0	0	С	



Summary of Supported PMBus Commands (continued)

Hex Code	Command					f Desc							Non-Volatile Memory Storage
		Returns one faults or war		inform	ation '					modu	ıle sp	ecific	
		Format				Uns	igned	d Bina	iry				
		Bit Position	7	6	5		4	3	2	1		0	
		Access	r	r	r		r	r	r	r		r	
80	STATUS_MFR_SPECIFIC	Flag	OTFI	X	Х		ADD R	Χ	Х	Х	TWC	PH_EN	
		Default Value	0	0	0		0	0	0	0		0	
		OTFI – Intern IVADDR – PN TWOPH_EN	1BUs ad - Modu	ddress le is in	is not [.] 2 phas	valid se mo	de						
		Returns the vat -9.	value of	the ou	·					·		is fixed	
		Format			Line	ar, tw	vo's c	ompl	emen		ary		
		Bit Positi		7	6	5	4	3		2	1	0	
		Access		r	r	r	r	r		r	r	r	
8B	READ_VOUT	Functio						antiss					
		Default Va		0	0	0	0	0		0	0	0	
		Bit Positi		7	6	5	4	3		2	1	0	
		Access		r	r	r	r	r		r	r	r	
		Functio				-		antiss					
		Default Va	lue	0	0	0	0	0	()	0	0	
		Returns the		the ou									
		Format			Line	ar, tw	/o's c	ompl	emen	t bina	ary		
		Bit Positi		7	6	5	4		3	2	1	0	
		Access		r	r	r	r		R	r	r	r	
		Functio			Ex	pone		•			lantis		
8C	READ_IOUT	Default Va		1	1	1	0		0	V	V	V	
		Bit Positi		7	6	5	4		3	2	1	0	
		Access		r	r	r	r		r	r	r	r	
		Functio		1			_	antiss		1		1	
		Default Va	lue	V	V	V	V	' l	V	V	V	0	
		V-Variable											
		Returns the Format		the ex	ternal							inary	
		Bit Position		7	6	5	4	3	2		1	0	
		Access			r	r	r	R	r		r	r	
		Function			Exp	onen	t	1		Ма	antiss	a	
8E	READ_TEMPERATURE_2	Default Va		0	0	0	0	0	V		V	V	
		Bit Position		7	6	5	4	3	2		1	0	
		Access		r	r	r	r	r	r		r	r	
		Function	า	l .	I		М	antiss	а			· L	
		Default Va	lue	Λ ,	V	V	V	V	V		V	0	
		V - Variable				1		•					Ί
		Returns one (read only)	byte in	dicatin	g the i	modu	le is c	compl	iant to) PME	Bus S _l	pec. 1.1	
		Format						Haeie	ned E	linam	,		
98	PMBUS REVISION		•	Г	-	_						^	
50		Bit Posit		7	6	5		4	3	2		0	
		Acces		r	r	r		r	r	r	r	r	
		Default V	alue	0	0	0		I	0	0	0		



Summary of Supported PMBus Commands (continued)

Hex Code	Command			Bri	ef Des	criptio	n				Non-Volatile Memory Storage
		Returns module r	name ii	nforma	ition						
		Format				Unsig	ned Bi	nary			
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
DO	MFR_SPECIFIC_00	Function		•	•	Res	erved				YES
	MFR_SPECIFIC_00	Default Value	0	0	0	0	0	0	0		TES
		Bit Position	7	6	5	4	3	2	1		
		Access	r	r	r Na alii	r	r	r	r		
		Function Default Value	0	1 1	Moau 0	le Nam 0	ne Ti	1 1) RE	eserved 0 0	-
			Ū	_ '							
		Applies a fixed off +10% in 2mV step +60mV. The offset (dec)	s. Perm	nissible culated	values as VRE	range EF_TRIN	betwe 1x2 ⁻⁹ . E	en -120 xponer	mV an nt fixed	ıd	
		Format						nent bi	nary		
		Bit Position	7	6	5	4	3	2	<u> </u>	0	
D4	VREF_TRIM	Access Function	r/w	r	r	r Mar	r ntissa	r	r	r	YES
		Default Value	V	V	V	V	V	V	V	l v	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Mar	ntissa				
		Default Value	V	V	V	V	V	V	V	V	
		in 2mV steps. Per offset is calculated Exponent fixed at adjustment and r	d as (S ⁻ : -9(dec	ΓΕΡ_VF c). Net α	REF_MA	ARGIN_ voltage	HIGH +	· VREF_	TRIM):	x2 ⁻⁹ .	
		Format		Lir	near, tv	vo's co	mplen	nent bi	nary		
	STEP_VREF_MARGIN_	Bit Position	7	6	5	4	3	2	1	0	
D5	HIGH	Access	r	r	r	r	r	r	r	r	YES
		Function		1	1	1	ntissa	1		1	
		Default Value Bit Position	7	V 6	V 5	V 4		V 2	V 1	0	
		Access	r	r	r	r/w	r/w	r/w	r/w	r/w	-
		Function	<u>'</u>	<u>'</u>	<u>'</u>		ntissa	17 VV	1, **	1/ **	1
		Default Value	V	V	V	V	V	V	V	V	1
											<u></u>
		Applies a fixed ne 20% to 0% in 2mV 0mV) The offset is VREF_TRIM)x2 ⁻⁹ .E VREF_TRIM adjus	steps. calcul xponer	Perminated as at fixed and ra	ssible v s (STEP l at -9(c nges fr	values r V_VREF_ dec). Ne om -30	ange b _MARC et outp % to 10	etweer IIN_LO\ ut volta)%	n -120n W + Ige inc	nV and	
		Format	п					nent bi	nary	^	
D6	STEP_VREF_MARGIN_	Bit Position	7	6 r	5 r	4	3	2		0	YES
	LOW	Access Function	r	r	r	l r Mai	r ntissa	r	r	r	1
		Default Value	V	V	V	V	V	V	V	V	1
		Bit Position	7	6	5	4	3	2	1	V O	1
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	1
		Function					ntissa]
		Default Value	V	V	V	V	V	V	V	V]
				blo 6 (co					-	-	L



Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description Single command to set PGOOD, VOUT_UNDER_VOLTAGE(UV) and										
		Single comr VOUT_OVEF									nd	
		Format					Unsig	ned B	inary			
		Bit Position	on	7	6	5	4	3	2	1	0	1
		Access		r	r	r	r	r	r	r/w	r/w	
		Function	n	X	Χ	Χ	X	Χ	Х	PCT_ MSB	PCT_ LSB	
		Default Va	lue	0	Χ	Χ	Χ	Χ	X	Χ	0	
D7	PCT_VOUT_FAULT_PG_ LIMIT	PAGE Comr PCT_ MSB		Truth	(0/)	PGL .OW (%	PC 6) HIGH		PGH HIGH (%	PGH LOW (%)	OV (%)	
		0	0	-16	5.67	-12.5	-8.	33	12.5	8.33	16.67	
		0	1	-1	2.5	-8.33	-4.	.17	8.33	4.17	12.5	1
		1	0	-29	9.17	-20.83	-16.	.67	8.33	4.17	12.5	
		1	1	-4	1.67	-37.5	-33	.33	8.33	4.17	12.5	
		Used to set o Values can r	ange			and ar	e a mu	ltiple	of TON_			
D0	SEQUENCE_TON_TOFF_ DELAY	Format			6		Unsig	_		2	- O	
D8		Bit Positio	n	7	6	5	4		3	2 1	0	4
		Access		r/w	r/w	,	v r	r		/W r/W	/ r	-
		Function Default Va		0	N_DE	LAY 0	0	, 	0	DELAY 0 0	0	1
		Delault Va	iue	<u> </u>	1 0	1 0		<u>' </u>	<u> </u>	0 0	1 0	4

Table 6

Digital Power Insight (DPI)

OmniOn offers a software tool that set helps users evaluate and simulate the PMBus performance of the UJT035 modules without the need to write software.

The software can be downloaded for free at <u>omnionpower.com</u> A OmniOn USB to I2C adapter and associated cable set are required for proper functioning of the software suite. For first time users, the OmniOn DPI Evaluation Kit can be purchased from leading distributors at a nominal price and can be used across the entire range of OmniOn Digital POL Module.



Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 42. The preferred airflow direction for the module is in Figure 43.

The thermal reference points, T_{ref} used in the specifications are also shown in Figure 43. For reliable operation the temperatures at these points should not exceed 115°C. The output power of the module should not exceed the rated power of the module (V_{o,set} x I_{o,max}). Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 42. Thermal Test Setup.




Figure 43. Preferred airflow direction and location of hot-spot of the module (T_{ref}).



Example Application Circuit


Requirements:

 V_{in} : 12V V_{out} : 1.8V

I_{out}: 26A max., worst case load transient is from 17.5A to 26A

 ΔV_{out} : 1.5% of V_{out} (27mV) for worst case load transient

V_{in}, ripple 1.5% of V_{in} (180mV, p-p)



- CII Decoupling caps 1x0.047µF/16V 0402 or 0306ceramic capacitor (e.g. Murata LLL185R71C473MA01) + 1x0.1µF/16V 0402 ceramic cpacitor
- CI2 6x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
- CI3 47µF/16V bulk electrolytic
- CO1 Decoupling cap 1x0.047µF/16V ceramic capacitor (e.g. Murata LLL185R71C473MA01) + 1x0.1uF/16V 0402 ceramic capacitor
- CO2 8 x 47uF/6.3V 1210 ceramic capacitor
- CO3 4 x 330uF/6V POSCAP
- C_{Tune} 3300pF ceramic capacitor (can be 1206, 0805 or 0603 size)
- R_{Tune} 300 Ω SMT resistor (can be 1206, 0805 or 0603 size)
- R_{Trim} 10k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)


Note: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.




Mechanical Outline

Dimensions are in millimeters and (inches).


Tolerances: x.x mm ±0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated] $x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)$





TOP VIEW

SIDE VIEW




BOTTOM VIEW

SIG_	GND	SMBALERT	ON/OFF
DR1	PG		

PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	SYNC ²
2	VIN	11	CLK
3	SEQ	12	DATA
4	GND	13	SMBALERT#
5	TRIM	14	SIG_GND
6	VOUT	15	ADDR1
7	VS+	16	ADDR0
8	VS-	17	INPUT_GND
9	PG		

² If unused, connect to SIG_GND




© 2023 OmniOn Power Inc. All rights reserved.



Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated] x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	SYNC ²
2	VIN	11	CLK
3	SEQ	12	DATA
4	GND	13	SMBALERT#
5	TRIM	14	SIG_GND
6	VOUT	15	ADDR1
7	VS+	16	ADDR0
8	VS-	17	INPUT_GND
9	PG		


 $^{^{2}}$ If unused, connect to SIG_GND.



Packaging Details

The 12V Digital MicroDlynxII™ 35A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimeters and (in inches).



Reel Dimensions:

Outside Dimensions: 330.2 mm (13.00) Inside Dimensions: 177.8 mm (7.00") Tape Width: 44.00 mm (1.732")



Surface Mount Information

Pick and Place

The 35A Digital MicroDLynxIITM modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations.

The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). For questions regarding Land grid array(LGA) soldering, solder volume; please contact OmniOn for special manufacturing process instructions. The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 44. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The 35A Digital MicroDLynxII $^{\text{TM}}$ modules have a MSL rating of 2A.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40°C, < 90% relative humidity.




Figure 44. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (ANO4-001).



Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Device Code	Input Voltage Range	Output Voltage	Output Current	On/Off Logic	Sequencing	Ordering Code
UJT035A0X3-SRZ	4.5 – 14.4V _{dc}	0.51 – 3.63V _{dc}	35A	Negative	Yes	150047126
UJT035A0X43-SRZ	4.5 – 14.4V _{dc}	0.51 – 3.63V _{dc}	35A	Positive	Yes	150047127

Table 7. Device Codes

⁻Z refers to RoHS compliant parts

Package Identifier	Family	Sequencing Option	Output current		On/Off logic	Remote Sense	Opt	tions	ROHS Compliance
U	J	Т	035A0	X		3	-SR		Z
P=Pico U=Pico M=Mega G=Giga	D=Dlynxll Digital K = DLynxll Analog.	T=with EZ Sequence X=without sequencing	35A	X = programmabl e output	4 = positive No entry = negative	3 = Remote Sense	S = Surface Mount R = Tape & Reel	No entry = Standard	Z = ROHS

Table 8 . Coding Scheme

OmniOn Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.:

US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US2004178780A1, US2004179382A1, US20050200344, US20050223252, US2005289373A1, US20060061214, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN1045261OC, CN10458656C, CN10459360C, CN10465848C, CN11069332A, CN11124619A, CN11346682A, CN1685299A, CN1685459A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W004044718A1, W004045042A3, W004045042C1, W004062061 A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3.

Contact Us

For more information, call us at +1-877-546-3243 (US)

+1-972-244-9288 (Int'l)



Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
1.15	03/11/2022	Updated as per template
1.16	12/07/2023	Updated as per OmniOn template



OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.